



Master's Thesis 석사 학위논문

# Development of Organic Floating-Gate Memory Transistors

Soyeon Jeon(전 소 연 田 素 涓)

Department of Energy Science & Engineering

DGIST

2021

Master's Thesis 석사 학위논문

# Development of Organic Floating-Gate Memory Transistors

Soyeon Jeon(전 소 연 田 素 涓)

Department of Energy Science & Engineering

DGIST

2021

# Development of Organic Floating-Gate Memory Transistors

Advisor: Professor Jongmin Choi Co-advisor: Professor Jiwoong Yang

by

## Soyeon Jeon Department of Energy Science & Engineering DGIST

A thesis submitted to the faculty of DGIST in partial fulfillment of the requirements for the degree of Master of Science in the Department of Energy Science & Engineering. The study was conducted in accordance with Code of Research Ethics<sup>1</sup>

## 12. 18. 2020

## Approved by

Professor Jongmin Choi (Advisor)

Professor Jiwoong Yang (Co-Advisor) (signature)

(signature)

<sup>&</sup>lt;sup>1</sup> Declaration of Ethical Conduct in Research: I, as a graduate student of DGIST, hereby declare that I have not committed any acts that may damage the credibility of my research. These include, but are not limited to: falsification, thesis written by someone else, distortion of research findings or plagiarism. I affirm that my thesis contains honest conclusions based on my own careful research under the guidance of my thesis advisor.

# Development of Organic Floating-Gate Memory Transistors

Soyeon Jeon

Accepted in partial fulfillment of the requirements for the degree of Master of Science.

11. 23. 2020

Head of Committee	Prof. Jongmin Choi (signature)
Committee Member	Prof. Jiwoong Yang (signature)
Committee Member	Prof. Ju Hyuck Lee (signature)

MS/ES 전소연. Soyeon Jeon. Development of Organic Floating-Gate Memory Transistors. De-201924013 partment of Energy Science & Engineering. 2020. 21p. Advisors Prof. Jongmin Choi, Co-Advisors Prof. Jiwoong Yang

#### ABSTRACT

Organic flash memories that employ solution-processed polymer semiconductors preferentially require internal stability of their active channel layers. In this paper, a series of new donor-acceptor copolymers based on cyclopentadithiophene (CDT) and diketopyrrolopyrrole (DPP) are synthesized to obtain high performance and operational stability of nonvolatile floating-gate memory transistors with various additional donor units including thiophene, thiophene-vinylene-thiophene (CDT-DPP-TVT), selenophene, and selenophene-vinylene-selenophene. Detailed analyses on the photophysical, two-dimensional grazing incident X-ray diffraction, and bias-stress stability are discussed, which reveal that the CDT-DPP-TVT exhibits excellent bias-stress stability over 10<sup>5</sup> s. To utilize the robust nature of CDT-DPP-TVT, floating-gate transistors are fabricated by embedding Au nanoparticles between Cytop<sup>TM</sup> layers as a charge storage site. The resulting memory devices reveal bi-stable current states with high on/off current ratio larger than 10<sup>4</sup> and each state can be distinguished for more than 1 year, indicating a long retention time. Moreover, a repetitive writing-reading-erasing-reading test clearly supports the reproducible memory operation with reversible and reliable electrical responses. All these results suggest that the internal stability of CDT-DPP-TVT makes this copolymer a promising material for application in reliable organic flash memory.

Keywords: Organic field-effect transistors, donor-acceptor copolymers, flash memory, high-performance, bias stability

## List of Contents

Abstract
List of Contents ······ii
List of Tables
List of Figures

I . Introduction 1
$I\!\!I$ . Experimental Section $\hfill 3$
2.1 Materials ······ 3
2.2 Fabrication of OFETs and Memory Devices
2.3 Thin Film and Device Characterization 3
III. Results and Discussions 4
IV. Conclusion 16
V. References 17
국문요약21

## List of Tables

**Table 1.** Summary in optical and electrochemical properties of four different D-A copolymer semiconductors.

Table 2. Summary in 2D-GIXD parameters of four different D-A copolymer semiconductors.

**Table 3.** Summary in electrical characteristics of the PFETs with four different D-A copolymer semiconductors.

### List of Figures

**Figure 1.** Molecular structures and normalized UV-Vis absorption spectra of (a, e) CDT-DPP-T, (b, f) CDT-DPP-TVT, (c, g) CDT-DPP-S and (d, h) CDT-DPP-SVS.

Figure S1. Ultraviolet photoelectron spectroscopy plots of the four polymers.

**Figure 2.** 2D-GIXD patterns of (a) CDT-DPP-T film, (b) CDT-DPP-TVT film, (c) CDT-DPP-S film, and (d) CDT-DPP-SVS film. (e) out-of-plane and (f) in-plane profiles extracted from 2D-GIXD images. (g) Schematic diagram of charge transport mechanism in three-dimensional orientations of CDT-DPP-TVT and (h) edge-on orientations of CDT-DPP-SVS.

**Figure S2.** (a) The pole figures normalized by (200) scattered intensity and (b)  $\delta b - h^2$  plots for CDT-DPP-T film and CDT-DPP-TVT film extracted from 2D-GIXD profiles in Figure 2.

**Figure 3.** Transfer and output characteristics of PFETs with (a, e) CDT-DPP-T, (b, f) CDT-DPP-TVT, (c, g) CDT-DPP-S, and (d, h) CDT-DPP-SVS as active layers.

Figure S3. SEM and AFM images of (a, c) Cytop<sup>TM</sup> films and (b, d) Au NPs deposited onto Cytop<sup>TM</sup> layer.

Figure 4.  $I_D$  decay plots of (a) CDT-DPP-T, and (b) CDT-DPP-TVT under gate bias-stress tests with an applied sustained bias of  $V_G = -20$  V and  $V_D = -1$  V.

Figure S4. SEM image of 5 nm thick Au layer deposited onto Cytop<sup>™</sup> layer.

**Figure 5.** (a) Schematic device structure of the floating-gate memory transistor. (b) SEM and AFM images of Au NPs deposited onto the Cytop<sup>TM</sup> layer. (c) Transfer characteristics of the CDT-DPP-TVT PFETs with or without Au NPs. (d) Reversible shift in the transfer curves of floating-gate memory devices by applying  $V_{\rm G}$  = +60 V and -60 V for writing and erasing processes, respectively.

**Figure 6.** (a)  $V_{\text{th}}$  shifts in the transfer curves of the CDT-DPP-TVT memory device with various magnitudes of gate biases. (b) Comparison of memory windows by application of different gate biases. (c) Retention characteristics of memory device measured at a  $V_{\text{G}}$  of 0 V and  $V_{\text{D}}$  of -30 V. (d) Reversible WRER cycles of the floating-gate memory device.

### I. Introduction

Polymer field-effect transistors (PFETs), in which polymer semiconductors with solution processability and mechanical flexibility are used as channel layers, have attracted significant attention as switching elements for flexible displays.<sup>1-4</sup> Thanks to tremendous research efforts in the last two decades, their electrical performances of charge carrier mobilities are comparable to those of hydrogenated a-Si FETs. These developments have enabled them to be applied in next-generation organic electronics such as organic image sensors and organic flash memories.<sup>5-7</sup> For example, the organic FET flash memories have received attention as core devices for realizing flexible electronic products. Vapor-deposited organic semiconductors, including pentacene and N,N'-bis(2-phenylethyl)-perylene-3,4:9,10-tetracarboxylic diimide, have thus far been extensively used as active layers in organic flash memories.<sup>8-10</sup> Thiophene-based conjugated polymer semiconductors such as poly(3-hexylthiophene-2,5-diyl) have also been often introduced to obtain PFET flash memories because solution-processed semiconductors have the clear advantages of large-area and low-cost production through inexpensive fabrication techniques; however, their low mobility and weak oxidative stability have hindered long-term uses of these memory devices.<sup>11,12</sup> In the meantime, newly designed polymer semiconductors exhibiting high electrical performances have been developed, for example, donor-acceptor (D-A) copolymer semiconductors.<sup>2,13</sup> The field of polymer semiconductors has advanced; therefore, an in-depth study is required to explore the feasibility of these D-A copolymer semiconductors being applied for organic FET flash memories.

As the flash memory generally controls a charge transfer between floating-gate and a semiconductor layer, it should overcome the morphological limitations of inherently polycrystalline or close-to-amorphous polymer semiconductors, which have inevitably resulted in bias stress instability, before they can be used for memory applications.<sup>14,15</sup> One known reason for such a bias instability of PFETs relates to charge trapping at the grain boundaries between crystalline domains within the semiconductor layer or dielectrics/semiconductor interfaces.<sup>16-18</sup> Therefore, when designing a new D-A copolymer semiconductor for the devices, both minimized interfacial trap states and a high carrier mobility should be considered to guarantee the operational stability within the thin films of the polymer semiconductor.

To quantitatively evaluate the bias-stress stability, the method of measuring the drain current under constant bias stress is also widely used with the following stretched-exponential time-dependent formula.<sup>14</sup>

- 1 -

$$I_D(t) = I_D(0) \left[ -exp \left\{ -\frac{t}{\tau} \right\}^{\beta} \right] \text{ when } |V_D| \ll |V_G|$$
(1)

 $I_D$  (0) is the initial drain current at t = 0. The values of  $\tau$ , the mean time when charge carriers remain as mobile carriers, are typically compared to evaluate the bias stress instability of various PFETs. Several studies have reported the  $\tau$  values of a variety of polymer semiconductors, which collectively reveal that  $\tau$  is affected by the crystalline nature and adequate energy level of the polymer semiconductors. Regarding the crystallinity of the polymer semiconductors, for example, there is a general agreement that closer  $\pi$ - $\pi$  stacking distances and interchain packing within the semiconductor thin films lead to higher bias stability.<sup>19,20</sup> These previous studies propose that careful molecular design of adequate energy levels and the crystalline nature can be a solution for PFET with high bias stability. Nonetheless, bias stability studies have been much less focused on recently developed high-mobility D-A copolymers than on small molecular semiconductors.

In this study, we newly synthesized four D-A copolymers with the aim of simultaneously realizing high performance and operational stability. These copolymers are based on cyclopentadithiophene (CDT) as a donor building block and diketopyrrolopyrrole (DPP) as an acceptor building block, with additional donor building blocks of thiophene (CDT-DPP-T), thiophene-vinylene-thiophene (CDT-DPP-TVT), selenophene (CDT-DPP-S), and selenophene-vinylene-selenophene (CDT-DPP-SVS). CDT is one of the most widely used electron donor units that are known to be beneficial for the long-range ordering of polymer microstructures. DPP is a strong acceptor unit, possessing a planar conjugated bicyclic lactam unit and thereby beneficial for interchain charge transport.<sup>13,21</sup> Based on the systematic analyses on the energetic and microstructural features of these new copolymers using ultraviolet-visible (UV-Vis) absorption spectroscopy and two-dimensional grazing incident X-ray diffraction (2D-GIXD), we found that the PFETs with CDT-DPP-TVT displayed negligible hysteresis and excellent bias stability with a  $\tau$  of 5.33 × 10<sup>5</sup> s, making it the most fascinating candidate for application in electronic devices based on the transistor architecture. Finally, to fully utilize the advantage of the electrically reliable nature of CDT-DPP-TVT, we demonstrated a floating-gate memory transistor that utilized CDT-DPP-TVT as a channel layer, resulting in a robust memory operation.

### **II**. Experimental Section

#### 2.1 Materials

All reagents and solvents were purchased from TCI Chemicals and Sigma-Aldrich, used without further purification.

#### 2.2 Fabrication of OFETs and Memory Devices

A bare Si Highly n-doped Si<sup>++</sup>/SiO<sub>2</sub> (100 nm) wafers were cleaned using piranha solution and oxygen plasma. After cleaning process, substrates were deposited with OTS, then annealed at 120 °C for 30 min. The solution concentrations of CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S, or CDT-DPP-SVS are 5 mg mL<sup>-1</sup> in chlorobenzene. Each polymer solution was spin-coated onto the OTS-treated substrate. These samples were annealed at 200 °C for 20 min in the N<sub>2</sub> filled glove box. Finally, the devices were completed by deposition of Au electrodes (80 nm) onto the active layer with a channel length of 150 and 1500  $\mu$ m, respectively.

To fabricate the memory devices, Cytop<sup>™</sup> solution was spin-coated onto the substrates and subsequently annealed at 200 °C for 1 hr. 2 nm thick Au layer was then thermally deposited using thermal evaporation to form Au NPs. After the deposition of Au NPs, the Cytop<sup>™</sup> layer (7 nm) used as tunneling layer was deposited onto the Au NPs followed by annealing 200 °C for 1 hr. Thin film of CDT-DPP-TVT was deposited onto the Cytop<sup>™</sup> layer by spin-coating a solution of polymer in chloroform. This sample was annealed at 200 °C for 20 min, and then 80 nm thick Au electrodes were deposited on the annealed films.

#### 2.3 Thin Film and Device Characterization

UV-Vis absorption spectra were measured using an Agilent Technologies Cary 5000 spectrophotometer. 2D-GIXD measurements were conducted using PLS-II 3C and 9A beamline at the Pohang Accelerator Laboratory (PAL) in Korea. The morphologies of the Au NPs grown on Cytop<sup>TM</sup> layers were investigated using SEM (Hitachi, SU8230), and AFM (Park Systems, XE-150). The energy levels of the CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S, and CDT-DPP-SVS thin films were characterized using UPS measurements (ESCALAB 250Xi) under ultrahigh vacuum (<1 × 10<sup>-8</sup> torr), and an ultraviolet source of He I (21.2 eV) was used. The capacitance values of the dielectric layers were measured using Hewlett Packard 4284A LCR meter at 1 kHz. The capacitance of the OTS/SiO<sub>2</sub> layer, and dielectric layer (Cytop<sup>TM</sup>/Au NPs/Cytop<sup>TM</sup>/SiO<sub>2</sub>) was 3.27 × 10<sup>-8</sup> and 3.06 × 10<sup>-8</sup> F cm<sup>-2</sup>, respectively. The electrical characteristics of OFETs were measured in an N<sub>2</sub>-filled glove box using

### **III.** Results and Discussion

The synthetic route for preparing CDT-DPP-T, CDT-DPP-S, CDT-DPP-TVT, and CDT-DPP-SVS, whose chemical structures are shown in Figure 1a-d, are described in Schemes 1 and 2. The detailed synthesis procedures and analyses of the D-A copolymers are described in the Supporting Information.



**Figure 1.** Molecular structures and normalized UV-Vis absorption spectra of (a, e) CDT-DPP-T, (b, f) CDT-DPP-TVT, (c, g) CDT-DPP-S and (d, h) CDT-DPP-SVS.

The optical properties and crystal aggregation behaviors of CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S, and CDT-DPP-SVS were measured by using UV-Vis absorption spectra, as shown in Figure 1e-h. All polymers showed both band I and band II absorptions, which is a typical feature of D-A copolymers, and maximum absorption peaks are located near 850 and 450 nm, respectively.<sup>23</sup> Notably, the peaks of the absorption spectra were little red shifted from solution to solid states (thin films) in the all polymers, which implies that effective intermolecular  $\pi$ - $\pi$  interactions were preferentially achieved in the solution states. However, in the cases of CDT-DPP-T and CDT-DPP-S, thermal annealing at 200 °C allowed these thin films to rearrange the polymer conformations, exhibiting increases in the intensity of shoulder peaks (0-1 vibrational peaks) relative to that of the 0-0 vibrational peaks.<sup>22-24</sup> On the other hand, the CDT-DPP-TVT, and CDT-DPP-SVS thin films showed similar absorption spectra even after the thermal annealing at 200 °C compared with their pristine forms. These different behaviors, depending on the thermal annealing, may result from the easy rotation of thiophene and

selenophene rings and different torsion configurations of the polymer chains.<sup>23,25,26</sup> Although the rearrangement of polymer conformations might induce efficient molecular packings to form more ordered crystalline structures, an easily changed structure depending on surrounding conditions such as temperature could affect the stability of the polymer thin films.<sup>22,27,28</sup> In this respect, CDT-DPP-TVT and CDT-DPP-SVS copolymers whose crystal aggregations are sufficiently formed in the solution state, may be more effective for stable operation by preventing internal instability of the semiconductor thin films when the device is driven.



Figure S1. Ultraviolet photoelectron spectroscopy plots of the four polymers.

	UV-sol max (nm)	UV- Film max (nm)	UV-Film annealing max (nm)	UV- Film λ <sub>edge</sub> (nm)	E <sub>g</sub> (optical) (eV)	Еномо (eV)	Elumo (eV)
CDT-DPP-T	841	842	813	938	1.32	5.28	3.96
CDT-DPP-TVT	822	827	838	933	1.33	5.32	3.99
CDT-DPP-S	858	859	841	948	1.31	5.39	4.08
CDT-DPP-SVS	838	844	858	941	1.32	5.29	3.96

Table 1. Summary in optical and electrochemical properties of four different D-A copolymer semiconductors.

Molecular orbital energy levels were measured by ultraviolet photoemission spectroscopy (UPS) and UV-Vis absorption spectra. From the UPS spectra of all the polymer films, the ionization potential can be obtained from the secondary cutoff energy, as summarized in Figure S1. The obtained highest occupied molecular orbital (HOMO) levels are summarized in Table 1 together with other photophysical properties obtained from the UV-Vis absorption spectra. All the four polymers in this study possessed HOMO levels of 5.2–5.3 eV. The lowest unoccupied molecular orbital (LUMO) levels could be also calculated using the optical bandgaps of all the polymers measured using the UV-Vis absorption spectra: 1.32, 1.33, 1.31, and 1.32 eV for CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S, and CDT-DPP-SVS, respectively (Table 1). From these results, we inferred that the energy levels of the four D-A copolymer thin films were little affected despite their different polymer conformations, torsion configurations, and conjugation lengths of the polymer chains.



**Figure 2.** 2D-GIXD patterns of (a) CDT-DPP-T film, (b) CDT-DPP-TVT film, (c) CDT-DPP-S film, and (d) CDT-DPP-SVS film. (e) out-of-plane and (f) in-plane profiles extracted from 2D-GIXD images. (g) Schematic diagram of charge transport mechanism in three-dimensional orientations of CDT-DPP-TVT and (h) edge-on orientations of CDT-DPP-SVS.

	$\pi$ - $\pi$ stacking	d-spacing	<b>a</b> ( <b>9</b> / )	- ( <b>0</b> / )	
	distance (Å)	(Å)	g(010) (%0)	<b>g</b> (100) (70)	
CDT-DPP-T	4.14	20.16	9.97	3.03	
CDT-DPP-TVT	3.67	19.71	10.19	3.49	
CDT-DPP-S	4.23	19.60	9.86	3.47	
CDT-DPP-SVS	3.71	19.07	8.01	3.54	

Table 2. Summary in 2D-GIXD parameters of four different D-A copolymer semiconductors.

We conducted 2D-GIXD analysis to investigate crystal ordering in the D-A copolymer thin films using a high-resolution synchrotron X-ray beam source. Figures 2a-d compare the 2D-GIXD patterns of the CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S, and CDT-DPP-SVS thin films, all of which were deposited onto the trichloro(octyl)silane (OTS)-treated SiO<sub>2</sub>/Si substrates followed by thermal treatment. The intensity profiles along the out-of-plane ( $q_z$ ) and in-plane ( $q_{xy}$ ) were obtained from the 2D-GIXD patterns, as summarized in Figures 2e and f. The 2D-GIXD patterns revealed that all polymers typically adopted lamellar structures with Bragg patterns (l00) in the out-of-plane, implying that the four polymers had long-range ordering in crystalline structures. Based on the peak positions of (100) and (010), the *d*-spacing and  $\pi$ - $\pi$  stacking distance of each lamellar structure of the D-A copolymers were estimated as summarized in Table 2. Both CDT-DPP-TVT and

CDT-DPP-SVS were found to represent short  $\pi$ - $\pi$  stacking distances of 3.67 and 3.71 Å, respectively. These closer  $\pi$ - $\pi$  stacking distances leads to large  $\pi$ - $\pi$  overlap between adjacent molecular units, which contributes to favorable charge transport and reduces the generation of potential trapping sites.<sup>19,29,30</sup> In particular, (010)  $\pi$ - $\pi$  stacking diffraction peaks appeared strongly in the out-of-plane direction for the CDT-DPP-TVT thin films and showed a (100) diffraction feature along with the in-plane direction, all implying that both edge-on and face-on orientation coexisted in the CDT-DPP-TVT thin films (Figure 2g, h).



**Figure S2.** (a) The pole figures normalized by (200) scattered intensity and (b)  $\delta b$ - $h^2$  plots for CDT-DPP-T film and CDT-DPP-TVT film extracted from 2D-GIXD profiles in Figure 2.

To elucidate the orientation in the crystalline of the four polymers in detail, pole figure analysis was conducted based on (200) peaks in the out-of- plane direction to avoid using (100) scattering peak. The pole figure (Figure S2a) showed that CDT-DPP-S and CDT-DPP-SVS preferred the predominant edge-on packing structures compared to CDT-DPP-T and CDT-DPP-TVT. The 2D-GIXD, pole figure, and degree of crystalline perfectness (Figure S2b) imply that the CDT-DPP copolymers with thiophene and thiophene-vinylene-thiophene included crystals with three-dimensional orientations and coexisting edge-on and face-on orientations.<sup>31-33</sup>

The degree of crystalline perfectness was further analyzed quantitatively calculating the paracrystalline disorder. The paracrystalline disorder ( $g_{(100)}$ ) in the out-of-plane ( $q_z$ ) direction can be calculated from the  $\delta b-h^2$  plot (Figure S2b) extracted from the 2D-GIXD patterns, where the slope (*m*) of the  $\delta b-h^2$  plot is given by

$$m = \frac{g_{(100)}^2 \cdot \pi^2}{d}$$
(2)

where *d* is the domain spacing,  $\delta b$  is the integral widths of the diffraction peaks, and *h* is the order of diffraction. The paracrystalline disorder (g<sub>(010)</sub>) of the polymer films for the in-plane ( $q_{xy}$ ) direction can be also determined by

$$g_{(010)} = \sqrt{\frac{\Delta q}{2\pi q_0}}$$
(3)

where  $\Delta q$  is the width of diffraction peak, and  $q_0$  is the center position of peck, respectively. As summarized in Table 2, the calculated  $g_{(010)}$  values were 9.97, 10.19, 9.86, and 8.01 % for CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S and CDT-DPP-SVS film, respectively. Based on the microstructural analyses, CDT-DPP-TVT showed the smallest  $\pi$ - $\pi$  stacking distances, and included a coexistence of the edge-on and face-on structures with more face-on dominant orientation.



**Figure 3.** Transfer and output characteristics of PFETs with (a, e) CDT-DPP-T, (b, f) CDT-DPP-TVT, (c, g) CDT-DPP-S, and (d, h) CDT-DPP-SVS as active layers.

To investigate the effects of the microstructural features of CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S, and CDT-DPP-SVS on their charge transport characteristics and internal instabilities, we fabricated bottom-gate top-contact PFETs using all the polymers as active semiconductor channel layers. The transfer and output characteristics of all polymers are summarized in Figure 3. The hole mobilities of the PFETs, measured from the saturation mode transfer characteristics are shown in Table 3. It can be seen that the mobility values were higher

in the PFETs with edge-on dominant CDT-DPP-S and CDT-DPP-SVS than in the PFETs with CDT-DPP-T and CDT-DPP-TVT. However, the transfer characteristics of the PFETs with CDT-DPP-S and CDT-DPP-SVS thin films displayed double-slope characteristics in the square-root of drain current versus gate voltage  $(I_D^{1/2}-V_G)$ curves, which often occurs in some D-A copolymer PFETs.<sup>34</sup> This significant deviation from linearity originates from injection and trapping of minority carriers,<sup>34,35</sup> which would hamper the reliable operation when applying the PFET to flash memories. Given that all D-A copolymers spin-cast on the same substrates, such a kink in the transfer characteristics of PFETs is possibly related to the internal instabilities of the polymer semiconductors. In detail, charge carriers are vulnerable to trapping when injected into the channel because of a mismatch between the vertical flow of the carries from electrodes to a channel and the charge carrier transportation pathway in the edge-on orientation, which increases contact resistance between the semiconductor and electrode and thereby resulting in a kink in the  $I_D^{1/2}$ - $V_G$  curves.<sup>34,36</sup> On the other hand, the PFETs with CDT-DPP-T and CDT-DPP-TVT thin films showed almost single-slope characteristics in the  $I_D^{1/2}$ - $V_G$  curves without the kink effect. We infer that these D-A copolymers provide a three-dimensional charge carrier transportation pathway due to the coexistence of both edge-on and face-on orientation in the crystallites and reduce the carrier trapping and contact resistance (Figure 2g, h). Because the internal stability of active semiconductor channel layers should be guaranteed before their application in flash memories, we focused on CDT-DPP-T and CDT-DPP-TVT whose stabilities were demonstrated from the single-slope characteristics in the  $I_D^{1/2}-V_G$  curves and negligible hysteresis behavior in their transfer characteristics.

	$\mu_{\max}$	$\mu_{\rm ave}{}^{\rm a}$	V <sub>th</sub> (V)	$I_{ m on}/{ m I_{off}}$	
	$(cm^2 V^{-1}s^{-1})$	$(cm^2 V^{-1}s^{-1})$			
CDT-DPP-T	0.13	$0.11 \pm 0.02$	$0.41 \pm 0.03$	10 <sup>4</sup>	
CDT-DPP-TVT	0.15	$0.13\pm0.07$	$2.86 \pm 0.03$	104	
CDT-DPP-S	0.19	$0.17\pm0.02$	$3.65 \pm 0.05$	104	
CDT-DPP-SVS	0.22	$0.20 \pm 0.1$	$5.83 \pm 0.1$	104	

Table 3. Summary in electrical characteristics of the PFETs with four different D-A copolymer semiconductors.

<sup>a</sup> Mobility values were obtained from 32 independent devices for each PFETs.



Figure 4.  $I_D$  decay plots of (a) CDT-DPP-T, and (b) CDT-DPP-TVT under gate bias-stress tests with an applied sustained bias of  $V_G = -20$  V and  $V_D = -1$  V.

Obtaining reliable operations of PFETs generally requires minimal charge trapping at the semiconductordielectric interfaces as well as within the semiconductor thin films. Therefore, we further investigated the biasstress stability of the PFETs with CDT-DPP-T and CDT-DPP-TVT where Cytop<sup>TM</sup> layers were introduced to minimize semiconductor-dielectric interfacial trap states.<sup>37</sup> The bias-stress stabilities of these PFETs were characterized as shown in Figures 4a and b. We measured drain current ( $I_D$ ) decay over a period of 10000 s under the applied voltage bias of  $V_G = -20$  V and  $V_D = -1$  V. After the bias stress for the given time, a decline in  $I_D$  for both devices with CDT-DPP-T and CDT-DPP-TVT was observed with the  $I_D$  decrease ratio of 22 and 19%, respectively. Values of  $\tau$  and  $\beta$  for CDT-DPP-T and CDT-DPP-TVT obtained by fitting the  $I_D$  decay plots were  $3.38 \times 10^5$  and  $5.30 \times 10^5$  s and 0.41 and 0.50, respectively.<sup>38</sup> In other words, the PFET with CDT-DPP-TVT exhibited larger values of  $\tau$  and  $\beta$  than that with CDT-DPP-T, indicating CDT-DPP-TVT showed significantly improved bias-stress stability compared to CDT-DPP-T. It may result from internal stability and decreased potential trap states of CDT-DPP-TVT, determined from the three-dimensional orientation of crystallites with short  $\pi$ - $\pi$  stacking distances and large  $\pi$ - $\pi$  overlap between adjacent molecular units. Therefore, we concluded that more a stable operation was obtained when reading the  $I_D$  of the PFET with CDT-DPP-TVT and the feasibility of applying CDT-DPP-TVT for floating-gate memory transistors is worth focusing on.



**Figure 5.** (a) Schematic device structure of the floating-gate memory transistor. (b) SEM and AFM images of Au NPs deposited onto the Cytop<sup>TM</sup> layer. (c) Transfer characteristics of the CDT-DPP-TVT PFETs with or without Au NPs. (d) Reversible shift in the transfer curves of floating-gate memory devices by applying  $V_{\rm G}$ = +60 V and -60 V for writing and erasing processes, respectively.

To investigate the memory behavior of CDT-DPP-TVT, we fabricated a floating-gate memory transistor and measured its memory performances. Figure 5a shows the device structure of the floating-gate OFETs based on Au nanoparticles (Au NPs). Au NPs were introduced at the interface between the Cytop<sup>TM</sup> layers using a thermal evaporation process that is a conventional method in forming a charge storage site.<sup>7,39</sup> Figure 5b presents the scanning electron microscope (SEM) and atomic force microscopy (AFM) images of a 2 nm thick Au layer deposited on the Cytop<sup>TM</sup> layers.



Figure S3. SEM and AFM images of (a, c) Cytop<sup>TM</sup> films and (b, d) Au NPs deposited onto Cytop<sup>TM</sup> layer.



Figure S4. SEM image of 5 nm thick Au layer deposited onto Cytop<sup>TM</sup> layer.

Compared with the smooth surface of the Cytop<sup>™</sup>-coated sample (Figure S3a), each Au NP of size 10 nm can be observed to have isolated from other particles. The isolation of each Au NP should be required to block a

charge dissipation through the neighboring Au NPs in the flash memory application.<sup>39,40</sup> Thicker Au layer exhibited more aggregation of Au NPs compared to 2 nm thick Au layer (Figure S4). Therefore, a 2 nm thick Au layer was considered as an optimized condition for the fabrication of the PFET memory with CDT-DPP-TVT. Figure 5c represents the transfer characteristics of the CDT-DPP-TVT PFETs with or without the Au NP layer. The PFETs without Au NPs showed negligible hysteresis during gate voltage ( $V_{\rm G}$ ) sweep, whereas the device with introduced Au NPs as a floating gate layer displayed observable hysteresis during the  $V_{\rm G}$  sweep ranging from −30 to +30 V. This result indicated that embedding Au NPs between Cytop<sup>TM</sup> layers acted as charge trap site and allowed the device to display a memory window, defined as the  $V_{\rm th}$  difference between the writing and erasing processes. These memory windows are related to the hysteresis behavior in the transfer characteristics.<sup>39,41</sup> As shown in Figure 5d, we measured the transfer characteristic of the floating-gate memory transistor using electron trapping mode, because it is important to read out the memory states at 0 V of gate bias and obtain distinct two ON and OFF current states for long-time usage.<sup>42-44</sup> Threshold voltage (V<sub>th</sub>) shifts were generated by applying a gate bias of  $V_{\rm G} = \pm 60$  V for 1 s. After application of a positive gate bias of  $V_{\rm G} = +60$  V for 1 s, defined as a writing process, a positive shift was observed with a  $V_{\rm th}$  shift at approximately 25 V. This V<sub>th</sub> shift was attributed to the electron trapping where the negative charges stored in the Au NPs facilitate accumulation of hole channels despite at the positive  $V_{\rm G}$ .<sup>39,41</sup> Therefore, this writing process allowed an on-state saturation current obtained at  $V_{\rm G} = 0$  V. On the other hand, the transfer curves shifted to the negative direction by applying a negative gate bias of  $V_{\rm G}$  = -60 V, defined as an erasing process, with a  $V_{\rm th}$  shift of 28 V. The erasing curves recovered to the initial state, and this result revealed that tunneling of the trapped charges in the Au NPs easily transferred to the channel layer.<sup>41,45</sup> The trapped charge density ( $\Delta n$ ) in Au NPs was calculated by the following equation:

$$\Delta n = \frac{C_i \Delta V_{th}}{2} \tag{4}$$

where,  $C_i$  is the capacitance of dielectric layer (3.06 × 10<sup>-8</sup> F cm<sup>-2</sup>),  $\Delta V_{th}$  is the threshold voltage, and *e* is the charge of an electron. From this equation, we calculated charge trap density of Au NPs to be 4.78 × 10<sup>12</sup> cm<sup>-2</sup>. The number of Au NPs was determined from SEM image as shown in Figure S3b and, ~2182 Au NPs were present within a 2.76 × 10<sup>-9</sup> cm<sup>2</sup> area. Therefore, we concluded that approximately ~1.26 electrons were trapped in one Au NP and this result is similar to reported paper.<sup>39</sup> We could obtain reproducible writing and easing characteristics of memory devices with CDT-DPP-TVT by applying a gate bias. The memory window was different from the magnitude of gate bias, as summarized in Figure 6a. The positive shifts of the transfer curves and corresponding memory window (Figure 6b) increased as the magnitude of the gate bias increased, suggesting that stored charge density in Au NPs is proportional to the applied bias and induced memory window.<sup>43,46</sup>



**Figure 6.** (a)  $V_{\text{th}}$  shifts in the transfer curves of the CDT-DPP-TVT memory device with various magnitudes of gate biases. (b) Comparison of memory windows by application of different gate biases. (c) Retention characteristics of memory device measured at a  $V_{\text{G}}$  of 0 V and  $V_{\text{D}}$  of -30 V. (d) Reversible WRER cycles of the floating-gate memory device.

The positive shifted transfer curves after the writing process under an applied  $V_G$  of +60 V for 1 s enabled us to obtain an on-state saturation current at a  $V_G$  of 0 V, resulting in ON state of memory devices. After  $V_{th}$ shifted to initial state by the erasing process when a negative bias ( $V_G = -60$  V for 1 s) was applied, a current below 10<sup>-10</sup> A was obtained at  $V_G = 0$  V, meaning that OFF state of memory devices. As shown in Figure 6c, the ON and OFF bi-stable current states were found to be maintained over 10000 s. The extrapolation implies that each state can be distinguished for more than one year.<sup>41</sup> These results demonstrated that the device with a CDT-DPP-TVT active channel operated stably while the Au NPs system had distinct property in charge storage. Figure 6d illustrates the dynamic switching behavior of floating-gate memory with CDT-DPP-TVT. The reversible current response of the switching behavior was tested by writing-reading-erasing-reading (WRER) cycles.  $V_G$  of writing, reading, and erasing was +60V (1 s), 0 V, and -60 V (1 s), respectively. The writing/erasing processes changed the ON/OFF current states significantly over 100 cycles, displaying a good reversibility and stability of the memory device. These results showed that excellent reliability of organic memory devices was realized using the CDT-DPP-TVT thin film, which has robust internal stability.

#### **IV.** Conclusion

We designed four novel D-A copolymers with different donor building blocks: CDT-DPP-T, CDT-DPP-T, CDT-DPP-TVT, CDT-DPP-S, and CDT-DPP-SVS, and studied their feasibility as semiconductor channel layers for highperformance floating-gate memory transistors. Each copolymer induced different molecular arrangements that affected crystal aggregation behaviors and intermolecular  $\pi$ - $\pi$  interactions in its thin film. The 2D-GIXD analysis revealed that the CDT-DPP-TVT showed coexistence of edge-on and face-on orientations and short  $\pi$ - $\pi$ stacking distances with large  $\pi$ - $\pi$  overlap between adjacent molecules, contributed to internal stability. We consequently found that the PFETs with CDT-DPP-TVT showed negligible hysteresis and excellent bias-stress stability compared with other polymers. Utilizing the CDT-DPP-TVT thin film, nonvolatile memory behaviors were investigated by fabricating floating-gate memory transistors with Au NPs as a charge storage layer. These memory devices precisely responded to (+) and (-) gate biases and showed a maximum memory window of 28 V. As a result, the ON and OFF bi-stable current states were clearly obtained, and these states could be distinguished over 1 year after one writing and erasing process. These memories also exhibited reproducible switching operations during 100 repetitive WRER cycles. Our study demonstrated that designing CDT based D-A copolymers can be an effective strategy to guarantee the operational stability within the semiconductor channel layers and to satisfy the requirements of reliable organic memory transistor applications.

### **V. References**

[1] Fortunato, E., Barquinha, P., Martins, R. "Oxide semiconductor thin□film transistors: a review of recent advances." *Adv. Mater.* 24(22), 2012, pp. 2945-2986.

[2] Li, J., Zhao, Y., Tan, H. S., Guo, Y., Di, C.-A., Yu, G, Liu, Y., Lin, M., Lim, S. H., Zhou, Y., Su, H., Ong, B. S. "A stable solution-processed polymer semiconductor with record high-mobility for printed transistors." *Sci. Rep.* 2(1), 2012, pp. 754.

[3] Pan, H., Li, Y., Wu, Y., Liu, P., Ong, B. S., Zhu, S., Xu, G. "Low-temperature, solution-processed, high-mobility polymer semiconductors for thin-film transistors." *J. Am. Chem. Soc.* 129(51), 2007, pp. 4112-4113.

[4] Allard, S., Forster, M., Souharce, B., Thiem, H., Scherf, U. "Organic semiconductors for solution processable field effect transistors (OFETs)." *Angew. Chem.-Int. Edit.* 47(22), 2008, pp. 4070-4098.

[5] Heremans, P., Gelinck, G. H., Muller, R., Baeg, K. J., Kim, D. Y., Noh, Y. Y. "Polymer and organic nonvolatile memory devices." *Chem. Mat.* 23(3), 2010, pp. 341-358.

[6] Chou, Y. H., Chang, H. C., Liu, C. L., Chen, W. C. "Polymeric charge storage electrets for non-volatile organic field effect transistor memory devices." *Polym. Chem.* 6(3), 2015, pp. 341-352.

[7] Leong, W. L., Mathews, N., Tan, B., Vaidyanathan, S., Dötz, F., Mhaisalkar, S. "Towards printable organic thin film transistor based flash memory devices." *J. Mater. Chem.* 21(14), 2011, pp. 5203.

[8] Mabrook, M. F., Yun, Y., Pearson, C., Zeze, D. A., Petty, M. C. "A pentacene-based organic thin film memory transistor." *Appl. Phys. Lett.* 94(17), 2009, pp. 122.

[9] Chou, Y. H., Tsai, C. L., Chen, W. C., Liou, G. S. "Nonvolatile transistor memory devices based on high-k electrets of polyimide/TiO<sub>2</sub> hybrids." *Polym. Chem.* 5(23), 2014, pp. 6718-6727.

[10] Chen, C. H., Wang, Y., Tatsumi, H., Michinobu, T., Chang, S. W., Chiu, Y. C., Liou, G. S. "Novel Photoinduced Recovery of OFET Memories Based on Ambipolar Polymer Electret for Photorecorder Application." *Adv. Funct. Mater.* 29(40), 2019, pp. 1902991.

[11] Nam, S., Seo, J., Kim, H., Kim, Y. "5 V driving organic non-volatile memory transistors with poly (vinyl alcohol) gate insulator and poly (3-hexylthiophene) channel layers." *Appl. Phys. Lett.* 107(15), 2017, pp. 153302.

[12] Kang, M., Khim, D., Park, W.-T., Kim, J., Kim, J., Noh, Y.-Y., Baeg, K.-J., Kim, D.-Y. "Synergistic High Charge-Storage Capacity for Multi-level Flexible Organic Flash Memory." *Sci. Rep.* 5, 2015, pp. 12299.

[13] Yoon, G. B., Kwon, H.-Y., Jung, S.-H., Lee, J.-K., Lee, J. "Effect of Donor Building Blocks on the Charge-Transfer Characteristics of Diketopyrrolopyrrole-Based Donor–Acceptor-Type Semiconducting Copolymers." *ACS Appl. Mater. Interfaces* 9(45), 2017, pp. 39502–39510.

[14] Lee, W. H., Choi, H. H., Kim, D. H., Cho, K. "25th Anniversary Article: Microstructure Dependent Bias Stability of Organic Transistors." *Adv. Mater.* 26(11), 2014, pp. 1660–1680.

[15] Liu, L., Du, Y., Ge, F., Wang, X., Zhang, G., Lu, H., Qiu, L. "FePc induced highly oriented PIID-BT conjugated polymer semiconductor with high bias-stress stability." *Appl. Phys. Lett.* 113(10), 2018, pp. 102102.

[16] Miyadera, T., Wang, S. D., Minari, T., Tsukagoshi, K., Aoyagi, Y. "Charge Trapping Induced Current Instability in Pentacene Thin Film Transistors: Trapping Barrier and Effect of Surface Treatment." *Appl. Phys. Lett.* 93(3), 2008, pp. 033304. [17] Wo, S., Headrick, R. L., Anthony, J. E. "Fabrication and Characterization of Controllable Grain Boundary Arrays in Solution-Processed Small Molecule Organic Semiconductor Films." *J. Appl. Phys.* 111(7), 2012, pp. 073716.

[18] K. V. Nguyen., M. M. Payne., J. E. Anthony., J. H. Lee., E. Song., B. Kang., K. Cho., W. H. Lee. "Grain boundary induced bias instability in soluble acene-based thin-film transistors." *Sci. Rep.* 6, 2016, pp. 33224.

[19] Kim, B. J., Lee, H.-S., Lee, J. S., Cho, S., Kim, H., Son, H. J., Kim, H., Ko, M. J., Park, S., Kang, M. S., Oh, S. Y., Kim, B., Cho, J. H. "Correlation between Crystallinity, Charge Transport, and Electrical Stability in an Ambipolar Polymer Field-Effect Transistor Based on Poly(naphthalene-alt-diketopyrrolopyrrole)." *J. Phys. Chem. C* 117(22), 2013, pp. 11479–11486.

[20] Kim, D., Lee, B., Moon, H., Kang, H., Jeong, E., Park, J., Han, K., Lee, S., Yoo, B., Koo, B., Kim, J., Lee, W., Cho, K., Becerril, H., Bao, Z. "Liquid-Crystalline Semiconducting Copolymers with Intramolecular Donor-Acceptor Building Blocks for High-Stability Polymer Transistors." *J. Am. Chem. Soc.* 131(17), 2009, pp. 6124–6132.

[21] Li, M., An, C., Pisula, W., Müllen, K. "Cyclopentadithiophene-Benzothiadiazole Donor-Acceptor Polymers as Prototypical Semiconductors for High-Performance Field-Effect Transistors." *Acc. Chem. Res.* 51(5), 2018, pp. 1196–1205.

[22] Kang, I., Yun, H.-J., Chung, D. S., Kwon, S.-K., Kim, Y.-H. "Record High Hole Mobility in Polymer Semiconductors via Side-Chain Engineering." *J. Am. Chem. Soc.* 135(40), 2013, pp. 14896–14899.

[23] Chen, Z., Huang, J., Gao, D., Yang, J., Zhang, W., Ju, H., Yu, G. "Highly-soluble multi-alkylated polymer semiconductors and applications in high-performance field-effect transistors." *J. Mater. Chem. C* 7(31), 2019, pp. 9591-9598.

[24] Yu, S. H., Park, K. H., Kim, Y.-H., Chung, D. S., Kwon, S.-K. "Fine Molecular Tuning of Diketopyrrolopyrrole-Based Polymer Semiconductors for Efficient Charge Transport: Effects of Intramolecular Conjugation Structure." *Macromolecules* 50(11), 2017, pp. 4227-4234.

[25] Q. Liu., A. Surendran., K. Feron., S. Manzhos., X. Jiao., C. R. McNeill., S. E. Bottle., J. Bell., W. L. Leong.,
P. Sonar. "Diketopyrrolopyrrole based organic semiconductors with different numbers of thiophene units: symmetry tuning effect on electronic devices." *New J. Chem.* 42(6), 2018, pp. 4017–4028.

[26] Zhang, L., Rose, B. D., Liu, Y., Nahid, M. M., Gann, E., Ly, J., Zhao, W., Rosa, S. J., Russell, T. P., Facchetti, A., McNeill, C. R., Bredas, J.-L., Briseno, A. L. "Efficient naphthalenediimide-based hole' semiconducting polymer with vinylene linkers between donor and acceptor units." *Chem. Mater.* 28(23), 2016, pp. 8580–8590.

[27] Wang, P., Li, H., Gu, C., Dong, H., Xu, Z., Fu, H. "Air-stable Ambipolar Organic Field-Effect Transistors Based on Naphthalenediimide–Diketopyrrolopyrrole Copolymers." *RSC Adv.* 5(25), 2015, pp. 19520–19527.

[28] Lei, T., Dou, J.-H., Ma, Z.-J., Yao, C.-H., Liu, C.-J., Wang, J.-Y., Pei, J. "Ambipolar Polymer Field-Effect Transistors Based on Fluorinated Isoindigo: High Performance and Improved Ambient Stability." *J. Am. Chem. Soc.* 134(49), 2012, pp. 20025–20028.

[29] Noriega, R., Rivnay, J., Vandewal, K., Koch, F. P. V., Stingelin, N., Smith, P., Toney, M. F., Salleo, A. "A General Relationship between Disorder, Aggregation and Charge Transport in Conjugated Polymers." *Nat. Mater.* 12(11), 2013, pp. 1038–1044.

[30] Li, H., Li, C., Duan, L., Qiu, Y. "Charge Transport in Amorphous Organic Semiconductors: Effects of Dis-

order, Carrier Density, Traps, and Scatters." Isr. J. Chem. 54(7), 2014, pp. 918-926.

[31] Park, J. H., Jung, E. H., Jung, J. W., Jo, W. H. "A Fluorinated Phenylene Unit as a Building Block for High-Performance n-Type Semiconducting Polymer." *Adv. Mater.* 25(18), 2013, pp. 2583–2588.

[32] Kang, S.-H., Lee, H. R., Dutta, G. K., Lee, J., Oh, J. H., Yang, C. "A Role of Side-Chain Regiochemistry of Thienylene–Vinylene– Thienylene (TVT) in the Transistor Performance of Isomeric Polymers." *Macromolecules* 50(3), 2017, pp. 884–890.

[33] Lee, J., Han, A.-R., Yu, H., Shin, T. J., Yang, C., Oh, J. H. "Boosting the Ambipolar Performance of Solution-Processable Polymer Semiconductors via Hybrid Side-Chain Engineering." *J. Am. Chem. Soc.*, 135(25), 2013, pp. 9540–9547.

[34] Choi, H. H., Cho, K., Frisbie, C. D., Sirringhaus, H., Podzorov, V., "Critical assessment of charge mobility extraction in FETs." *Nat. Mater.* 2017, 17(1), pp. 2-7.

[35] McCulloch, I., Jurchescu, O. D., Kymissis, I., Shinar, R., Torsi, L., Okachi, T., Kashiki, T., Ohya, K., "Device operation mechanism of field-effect transistors with high mobility donor-acceptor polymer semiconductors." 9568, 2015, pp. 95680I.

[36] Bittle, E. G., Basham, J. I., Jackson, T. N., Jurchescu, O. D., Gundlach, D. J., "Mobility overestimation due to gated contacts in organic field-effect transistors." *Nat. Commun.* 7(1), 2016, pp. 1-7.

[37] Kalb, W. L., Mathis, T., Haas, S., Stassen, A. F., Batlogg, B. "Organic Small Molecule Field-Effect Transistors with Cytop Gate Dielectric: Eliminating Gate Bias Stress Effects." *Appl. Phys. Lett.* 90(9), 2007, pp. 092104.

[38] J.-M. Lee., I.-T. Cho., J.-H. Lee., H.-I. Kwon. "Bias-stress-induced stretched-exponential time dependence of threshold voltage shift in InGaZnO thin film transistors." *Appl. Phys. Lett.* 93(9), 2008, pp. 093504.

[39] K.  $\Box$ J. Baeg., Y.  $\Box$ Y. Noh., H. Sirringhaus., D.  $\Box$ Y. Kim., "Controllable Shifts in Threshold Voltage of Top  $\Box$ Gate Polymer Field  $\Box$ Effect Transistors for Applications in Organic Nano Floating Gate Memory." *Adv. Funct. Mater.* 20(2), 2010, pp. 224-230.

[40] Chou, Y.-H., Chiu, Y.-C., Chen, W.-C. "High-k Polymer-Graphene Oxide Dielectrics for Low-Voltage Flexible Nonvolatile Transistor Memory Devices." *Chem. Commun.* 50(24), 2014, pp. 3217–3219.

[41] Kang, M., Baeg, K.-J., Khim, D., Noh, Y.-Y., Kim, D.-Y. "Printed, Flexible, Organic Nano-Floating-Gate Memory: Effects of Metal Nanoparticles and Blocking Dielectrics on Memory Characteristics." *Adv. Funct. Mater.* 23(28), 2013, pp. 3503–3512.

[42] Jeong, Y. J., Yun, D. J., Noh, S. H., Park, C. E., "Jang, J. Surface Modification of CdSe Quantum-Dot Floating Gates for Advancing Light-Erasable Organic Field-Effect Transistor Memories." ACS Nano 12(8), 2018, pp. 7701–7709.

[43] Lee, W.-Y., Wu, H.-C., Lu, C., Naab, B. D., Chen, W.-C., Bao, Z. "n-Type Doped Conjugated Polymer for Nonvolatile Memory." *Adv. Mater.* 29 (16), 2017, pp. 1605166.

[44] Shih, C.-C., Chiu, Y.-C., Lee, W.-Y., Chen, J.-Y., Chen, W.-C. Conjugated Polymer Nanoparticles as Nano Floating Gate Electrets for High Performance Nonvolatile Organic Transistor Memory Devices. *Adv. Funct. Mater.* 25(10), 2015, pp. 1511–1519

[45] Kim, S. J., Lee, J. S., "Flexible organic transistor memory devices." *Nano Lett.* 10(8), 2010, pp. 2884-2890.
[46] Han, S.-T., Zhou, Y., Xu, Z.-X., Huang, L.-B., Yang, X.-B., Roy, V. A. L. "Microcontact Printing of Ultrahigh Density Gold Nanoparticle Monolayer for Flexible Flash Memories." *Adv. Mater.* 24(26), 2012, pp. 3556–

3561

[47] Jin, M. Y., Kim, B.-M., Jung, H. S., Park, J. H., Roh, D. H., Nam, D. G., Kwon, T.-H., Ryu, D. H. "Indoline-Based Molecular Engineering for Optimizing the Performance of Photoactive Thin Films." *Adv. Funct. Mater.* 26(38), 2016, pp. 6876–6887.

[48] Liu, J., Kadnikova, E. N., Liu, Y., McGehee, M. D., Frechet, J. M. J. "Polythiophene Containing Thermally Removable Solubilizing Groups Enhances the Interface and the Performance of Polymer-Titania Hybrid Solar Cells." *J. Am. Chem. Soc.* 126(31), 2004, pp. 9486–9487.

[49] Shi, S., Yuan, J., Ding, G., Ford, M., Lu, K., Shi, G., Sun, J., Ling, X., Li, Y., Ma, W. "Improved All-Polymer Solar Cell Performance by Using Matched Polymer Acceptor." *Adv. Funct. Mater.* 26(31), 2016, pp. 5669–5678.

[50] Kang, B., Kim, R., Lee, S. B., Kwon, S.-K., Kim, Y.-H., Cho, K. "Side-Chain-Induced Rigid Backbone Organization of Polymer Semiconductors through Semifluoroalkyl Side Chains." *J. Am. Chem. Soc.* 138(11), 2016, pp. 3679–3686.

[51] Kang, I., An, T. K., Hong, J.-A., Yun, H.-J., Kim, R., Chung, D. S., Park, C. E., Kim, Y.-H., Kwon, S.-K. "Effect of selenophene in a DPP copolymer incorporating a vinyl group for high-performance organic fieldeffect transistors." *Adv. Mater.* 25(4), 2013, pp. 524–528.

#### 요 약 문

## 유기 반도체를 이용한 플로팅 게이트 메모리 트랜지스터 개발

본 논문은 유기 반도체를 이용한 플로팅 게이트 메모리 트랜지스터 개발 방법을 제시한다. 용액공정을 이용한 유기 플래쉬 메모리는 활성층의 내부 안정성이 중요하다. 높은 성능과 안정성의 비휘발성 플로팅 게이트 메모리 트랜지스터를 구현하기 위해 사이클로펜타디티오펜 (cyclopentadithiophene, CDT) 및 디케토피롤로피롤 (diketopyrrolopyrrole, DPP)에 기반하여 티오펜(thiophene), 티오펜-비닐렌-티오펜 (thiophene-vinylene-thiophene, TVT), 셀레노펜 (selenophene), 그리고 셀레노펜-비닐렌-셀레노펜(seleno-phene-vinylene-selenophene, SVS) 등 다양한 전자 주개-전자 받개 공중합체가 합성되었다.

위 4가지 전자 주개-전자 받개 공중합체를 바탕으로 광물리학적, 2차원 스침각 X-선 회절 분석법 및 바이어스 안정성에 대한 상세한 분석이 논의된다. 특히 바이어스 안정성 분석에서 CDT-DPP-TVT는 stress time이 10<sup>5</sup>초를 넘는 우수한 안정성을 보여주었으며, 이러한 CDT-DPP-TVT의 특성을 활용하기 위해 전하 저장 장소로 금 나노 입자를 사용하여 플로팅 게이트 메모리 트랜지스터를 제조하였다. 결과적으로 메모리 트랜지스터는 10<sup>4</sup> 보다 높은 on/off 전류 비율과 on과 off 상태에서 각각 1년 이상의 긴 보유시간을 나타냈다. 또한 반복적인 쓰기-읽기-지우기-읽기 평가를 통해 가역적이고 안정적인 메모리 트랜지스터 구동이 가능함을 보여주었다. 이러한 결과는 높은 내부 안정성을 지닌 CDT-DPP-TVT와 같은 공중합체가 신뢰성 있는 유기 플래쉬 메모리의 소재로써 유망한 재료임을 시사한다.

핵심어: 유기 전계 효과 트랜지스터, 전자 주개-전자 받개 공중합체, 플로팅 게이트, 플래쉬 메모리, 바이어스 안정성

- 21 -