DGIST Library Repository

Browsing by Titles

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

Showing results 1 to 5 of 5

Thesis
Exploiting OS-level Page Offlining for DRAM Power Management
  • Seunghak Lee
  • 2019
  • Seunghak Lee. (2019). Exploiting OS-level Page Offlining for DRAM Power Management. doi: 10.22694/thesis.200000171481
  • DGIST
  • View : 614
  • Download : 0
Conference
GreenDIMM: OS-Assisted DRAM Power Management for DRAM with a Sub-Array Granularity Power-Down State
  • Lee, Seunghak ; 
  • Kang, Ki Dong ; 
  • Lee, Hwanjun ; 
  • Park, Hyungwon ; 
  • Son, Younghoon ; 
  • Kim, Namsun ; 
  • Kim, Daehoon
  • 2021-10-20
  • Lee, Seunghak. (2021-10-20). GreenDIMM: OS-Assisted DRAM Power Management for DRAM with a Sub-Array Granularity Power-Down State. 54th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 131–142. doi: 10.1145/3466752.3480089
  • IEEE Computer Society
  • View : 149
  • Download : 0
Article
Heterogeneous photocatalytic treatment of pharmaceutical micropollutants: Effects of wastewater effluent matrix and catalyst modifications
  • Choi, Jihyun ; 
  • Lee, Hongshin ; 
  • Choi, Yeoseon ; 
  • Kim, Soonhyun ; 
  • Lee, Seokheon ; 
  • Lee, Seunghak ; 
  • Choi, Wonyong ; 
  • Lee, Jaesang
  • 2014-04-05
  • Choi, Jihyun. (2014-04-05). Heterogeneous photocatalytic treatment of pharmaceutical micropollutants: Effects of wastewater effluent matrix and catalyst modifications. Applied Catalysis B: Environmental, 147, 8–16. doi: 10.1016/j.apcatb.2013.08.032
  • Elsevier B.V.
  • View : 922
  • Download : 0
Article
NoHammer: Preventing Row Hammer with Last-Level Cache Management
  • Lee, Seunghak ; 
  • Kang, Ki-Dong ; 
  • Park, Gyeongseo ; 
  • Kim, Nam Sung ; 
  • Kim, Daehoon
  • 2023-07
  • Lee, Seunghak. (2023-07). NoHammer: Preventing Row Hammer with Last-Level Cache Management. IEEE Computer Architecture Letters, 22(2), 157–160. doi: 10.1109/LCA.2023.3320670
  • Institute of Electrical and Electronics Engineers Inc.
  • View : 348
  • Download : 0
Article
T-CAT: Dynamic Cache Allocation for Tiered Memory Systems with Memory Interleaving
  • Lee, Hwanjun ; 
  • Lee, Seunghak ; 
  • Jung, Yeji ; 
  • Kim, Daehoon
  • 2023-07
  • Lee, Hwanjun. (2023-07). T-CAT: Dynamic Cache Allocation for Tiered Memory Systems with Memory Interleaving. IEEE Computer Architecture Letters, 22(2), 73–76. doi: 10.1109/LCA.2023.3290197
  • Institute of Electrical and Electronics Engineers
  • View : 453
  • Download : 0
1