Detail View

A 118.6fJ/Conversion-Step Two-Step Time-Domain RC-to-Digital Converter With 33nF/10MΩ Range and 53aFrmsResolution
Citations

WEB OF SCIENCE

Citations

SCOPUS

Metadata Downloads

DC Field Value Language
dc.contributor.author Seong, Hoyong -
dc.contributor.author Jung, Chongsoo -
dc.contributor.author Youn, Donghyun -
dc.contributor.author Lee, Junghyup -
dc.contributor.author Ha, Sohmyung -
dc.contributor.author Je, Minkyu -
dc.date.accessioned 2023-12-26T18:12:13Z -
dc.date.available 2023-12-26T18:12:13Z -
dc.date.created 2023-02-02 -
dc.date.issued 2022-11-06 -
dc.identifier.isbn 9781665471435 -
dc.identifier.uri http://hdl.handle.net/20.500.11750/46785 -
dc.description.abstract Sensor readout ICs for internet-of-things (IoT) systems require not only high energy efficiency and resolution but also a wide input range to cover a variety of sensors with different output types and characteristics [1], [2]. Readout methods based on delta-sigma modulation (DSM) [3], [4] and two-step conversion (successive approximation + time-domain (TD) DSM) [5] have been proposed to achieve high resolution and energy efficiency, but these structures suffer from limited input ranges as they convert the sensor output to voltage, whose range is strictly constrained by the given supply rails. Alternatively, a TD readout method converts the sensor output into a TD signal, eliminating the range constraint [1], [2], [6]. However, its resolution is limited by the jitter performance of the oscillator of the counting clock [1]. This resolution issue can be addressed together with a wide input range by a dual-oscillator-based structure utilizing a large oversampling ratio (OSR) [2]. However, a power-hungry high-frequency reference oscillator (R-OSC) should continuously operate to reduce the quantization noise (Q-noise), degrading energy efficiency greatly. Although this structure can reduce both the Q-noise and random noise by sacrificing the readout time, the signal-to-noise ratio (SNR) per energy efficiency is limited by the performance of the oscillator itself. Here, we present a TD 2-stepconversion readout IC achieving a wide input range, high resolution, and high energy efficiency altogether. © 2022 IEEE. -
dc.language English -
dc.publisher IEEE Solid-State Circuits Society -
dc.title A 118.6fJ/Conversion-Step Two-Step Time-Domain RC-to-Digital Converter With 33nF/10MΩ Range and 53aFrmsResolution -
dc.type Conference Paper -
dc.identifier.doi 10.1109/A-SSCC56115.2022.9980735 -
dc.identifier.scopusid 2-s2.0-85146559047 -
dc.identifier.bibliographicCitation Seong, Hoyong. (2022-11-06). A 118.6fJ/Conversion-Step Two-Step Time-Domain RC-to-Digital Converter With 33nF/10MΩ Range and 53aFrmsResolution. IEEE Asian Solid-State Circuits Conference, 1–3. doi: 10.1109/A-SSCC56115.2022.9980735 -
dc.citation.conferencePlace CH -
dc.citation.conferencePlace Taipei -
dc.citation.endPage 3 -
dc.citation.startPage 1 -
dc.citation.title IEEE Asian Solid-State Circuits Conference -
Show Simple Item Record

File Downloads

  • There are no files associated with this item.

공유

qrcode
공유하기

Related Researcher

이정협
Lee, Junghyup이정협

Department of Electrical Engineering and Computer Science

read more

Total Views & Downloads