Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.advisor | 김대훈 | - |
| dc.contributor.author | Seunghak Lee | - |
| dc.date.accessioned | 2024-02-29T21:01:09Z | - |
| dc.date.available | 2024-02-29T21:01:09Z | - |
| dc.date.issued | 2024 | - |
| dc.identifier.uri | http://hdl.handle.net/20.500.11750/48034 | - |
| dc.identifier.uri | http://dgist.dcollection.net/common/orgView/200000723486 | - |
| dc.description | DRAM;Row Hammering;Integrity;Reliability;Memory Offlining | - |
| dc.description.tableofcontents | I. Introduction 1 1.1. Contributions 3 1.2. Organization 4 II. Background 5 2.1. DRAM Architecture 5 2.2. Memory Request and DRAM Operation 5 2.3. Row Hammering (RH) 7 2.4. Memory Offlining in modern OS 8 III. Related work 10 3.1. Methodology to bypass the Cache 10 3.2. Existing RH Mitigation Technique 11 3.3. Memory Offlining 13 IV. NoHammer: Preventing Row Hammering with Last-Level Cache Management 15 4.1. Threat Model 15 4.2. Main Architecture 15 4.2.1. Aggressor Rows Tracking 15 4.2.2. Set Associativity Extending 16 4.2.3. LLC Tag matching 18 4.2.4. Cache Replacement Policy 18 4.3. Security Analysis 19 4.4. Case Study 20 4.4.1. Many-sided RH (N-assisted double-sided RH) 21 4.4.2. Distance-2 RH (Half-Double) 22 4.5. Evaluation 23 4.5.1. Experimental Methodology 23 4.5.2. Performance Overheads 25 4.5.3. DRAM Energy Consumption 27 4.5.4. Storage Analysis 28 4.6. Discussion 29 4.7. Summary 30 V. OFF-Hammer: Memory Offlining Based Row Hammering Mitigation 31 5.1. Threat Model 31 5.2. Main Architecture 31 5.2.1. Row Activation Tracker: RAT 32 5.2.2. Address Translation Module: ATM 33 5.2.3. Page Offlining Module: POM 35 5.2.4. Row Copy Engine: RCE 37 5.3. Security Analysis 38 5.4. Case Study 40 5.4.1. Many-sided RH (N-assisted double-sided RH) 41 5.4.2. Distance-2 RH (Half-Double) 42 5.5. Evaluation 43 5.5.1. Experimental Methodology 43 5.5.2. Performance Overheads 46 5.5.3. Storage Analysis 46 5.6. Summary 47 VI. Integrated Row Hammering Mitigation 48 6.1. Description of Integrated Mitigation Model between NoHammer and OFF-Hammer 48 6.2. Performance Evaluation of Integrated NoFF-Hammer 48 VII. Conclusion 51 References 52 |
- |
| dc.format.extent | 59 | - |
| dc.language | eng | - |
| dc.publisher | DGIST | - |
| dc.title | HW/SW design to prevent the bit-flip by Row Hammering in DRAM | - |
| dc.title.alternative | DRAM에서의 로우 해머링에 의한 비트 플립을 방지하는 하드웨어 및 소프트웨어 설계 | - |
| dc.type | Thesis | - |
| dc.identifier.doi | 10.22677/THESIS.200000723486 | - |
| dc.description.degree | Doctor | - |
| dc.contributor.department | Department of Electrical Engineering and Computer Science | - |
| dc.contributor.coadvisor | Jaeha Kung | - |
| dc.date.awarded | 2024-02-01 | - |
| dc.publisher.location | Daegu | - |
| dc.description.database | dCollection | - |
| dc.citation | XT.ID 이57 202402 | - |
| dc.date.accepted | 2024-01-30 | - |
| dc.contributor.alternativeDepartment | 전기전자컴퓨터공학과 | - |
| dc.subject.keyword | DRAM | - |
| dc.subject.keyword | Row Hammering | - |
| dc.subject.keyword | Integrity | - |
| dc.subject.keyword | Reliability | - |
| dc.subject.keyword | Memory Offlining | - |
| dc.contributor.affiliatedAuthor | Seunghak Lee | - |
| dc.contributor.affiliatedAuthor | Daehoon Kim | - |
| dc.contributor.affiliatedAuthor | Jaeha Kung | - |
| dc.contributor.alternativeName | 이승학 | - |
| dc.contributor.alternativeName | Daehoon Kim | - |
| dc.contributor.alternativeName | 궁재하 | - |
| dc.rights.embargoReleaseDate | 2029-02-28 | - |
- Files in This Item:
-
There are no files associated with this item.
- Appears in Collections:
- Department of Electrical Engineering and Computer Science Theses Ph.D.
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.