DGIST Library Repository

Browsing by Titles

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

Showing results 1 to 3 of 3

Article
Exploiting OS-level Memory Offlining for DRAM Power Management
  • 2019-07
  • Lee, Seung. Hak. (2019-07). Exploiting OS-level Memory Offlining for DRAM Power Management. IEEE Computer Architecture Letters, 18(2), 141–144. doi: 10.1109/LCA.2019.2942914
  • Institute of Electrical and Electronics Engineers
  • View : 781
  • Download : 0
Thesis
HW/SW design to prevent the bit-flip by Row Hammering in DRAM
  • Seunghak Lee
  • 2024
  • Seunghak Lee. (2024). HW/SW design to prevent the bit-flip by Row Hammering in DRAM. doi: 10.22677/THESIS.200000723486
  • DGIST
  • View : 124
  • Download : 0
Article
NoHammer: Preventing Row Hammer with Last-Level Cache Management
  • Lee, Seunghak ; 
  • Kang, Ki-Dong ; 
  • Park, Gyeongseo ; 
  • Kim, Nam Sung ; 
  • Kim, Daehoon
  • 2023-07
  • Lee, Seunghak. (2023-07). NoHammer: Preventing Row Hammer with Last-Level Cache Management. IEEE Computer Architecture Letters, 22(2), 157–160. doi: 10.1109/LCA.2023.3320670
  • Institute of Electrical and Electronics Engineers Inc.
  • View : 348
  • Download : 0
1