Browsing by Titles

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

Showing results 1 to 3 of 3

Article
A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores
  • Kim, Minjae ; 
  • Kim, Bryan S. ; 
  • Lee, Eunji ; 
  • Lee, Sungjin
  • 2022-07
  • Kim, Minjae. (2022-07). A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores. IEEE Computer Architecture Letters, 21(2), 81–84. doi: 10.1109/LCA.2022.3197654
  • Institute of Electrical and Electronics Engineers
  • View : 384
  • Download : 0
Article
A Dual-Precision and Low-Power CNN Inference Engine Using a Heterogeneous Processing-in-Memory Architecture
  • Jung, Sangwoo ; 
  • Lee, Jaehyun ; 
  • Park, Dahoon ; 
  • Lee, Youngjoo ; 
  • Yoon, Jong-Hyeok ; 
  • Kung, Jaeha
  • 2024-12
  • Jung, Sangwoo. (2024-12). A Dual-Precision and Low-Power CNN Inference Engine Using a Heterogeneous Processing-in-Memory Architecture. IEEE Transactions on Circuits and Systems I: Regular Papers, 71(12), 5546–5559. doi: 10.1109/TCSI.2024.3395842
  • Institute of Electrical and Electronics Engineers
  • View : 217
  • Download : 0
Article
Exploiting OS-level Memory Offlining for DRAM Power Management
  • 2019-07
  • Lee, Seung. Hak. (2019-07). Exploiting OS-level Memory Offlining for DRAM Power Management. IEEE Computer Architecture Letters, 18(2), 141–144. doi: 10.1109/LCA.2019.2942914
  • Institute of Electrical and Electronics Engineers
  • View : 810
  • Download : 0
1