DGIST Scholar: 윤종혁

Browse by Researchers

윤종혁 (Yoon, Jong-Hyeok)

ISNI Researcher ID ORCiD Scopus Google Scholar Research Gate

Department: Department of Electrical Engineering and Computer Science

Affiliated Community: Intelligent Integrated Circuits and Systems Lab

Research Interests: Artificial intelligence; SLAM; edge intelligence; in-memory computing; multi-standard Ethernet transceiver design

Website: https://sites.google.com/view/iicsl

E-Mail: Click to show Email

Discover
Infographic

Co-Author(s)

Related Keyword

Issue Date	Title Author(s) Journal	View
2025-04	Hexagonal metal complex based mechanically robust transparent ultrathin gold μECoG for electro-optical neural interfaces Kim, Duhee ; Bissannagari, Murali ; Kim, Boil ; Hong, Nari ; Park, Jaeu ; Lim, Hyeongtae ; Lee, Junhee ; Lee, Jungha ; Kim, Yoon Kyoung ; Cho, Youngjae ; et al npj Flexible Electronics, v.9, no.1, 2025-04	10
2025-03	BEE-SLAM: A 65-nm 17.96-TOPS/W Location-Sharing-Based Multi-Agent Neuromorphic SLAM Accelerator for Swarm Robotics Lee, Jaehyun ; Choi, Dong-Gu ; Kim, Gain ; Song, Minyoung ; Yoon, Jong-Hyeok IEEE Journal of Solid-State Circuits, v.60, no.3, pp.963 - 976, 2025-03	74
2025-01	An Edge Accelerator With 5 MB of 0.256-pJ/bit Embedded RRAM and a Localization Solver for Bristle Robot Surveillance Spetalnick, Samuel D. ; Lele, Ashwin Sanjay ; Crafton, Brian ; Chang, Muya ; Ryu, Sigang ; Yoon, Jong-Hyeok ; Hao, Zhijian ; Ansari, Azadeh ; Khwa, Win-San ; Chih, Yu-Der ; et al IEEE Journal of Solid-State Circuits, v.60, no.1, pp.35 - 48, 2025-01	52
2024-12	A Discrete Multitone Wireline Transceiver Datapath With On-Chip Sign-Sign LMS Adaptation And Loading Profile Optimization On RFSoC Lee, Jaewon ; Jang, Seoyoung ; Kim, Donggeon ; Choi, Yujin ; Yoon, Jong-Hyeok ; Braendli, Matthias ; Morf, Thomas ; Kossel, Marcel ; Francese, Pier-Andrea ; Kim, Gain IEEE Transactions on Circuits and Systems II: Express Briefs, v.71, no.12, pp.4889 - 4893, 2024-12	61
2024-12	A Dual-Precision and Low-Power CNN Inference Engine Using a Heterogeneous Processing-in-Memory Architecture Jung, Sangwoo ; Lee, Jaehyun ; Park, Dahoon ; Lee, Youngjoo ; Yoon, Jong-Hyeok ; Kung, Jaeha IEEE Transactions on Circuits and Systems I: Regular Papers, v.71, no.12, pp.5546 - 5559, 2024-12	51
2022-05	BitS-Net: Bit-Sparse Deep Neural Network for Energy-Efficient RRAM-Based Compute-In-Memory Karimzadeh, Foroozan ; Yoon, Jong-Hyeok ; Raychowdhury, Arijit IEEE Transactions on Circuits and Systems I: Regular Papers, v.69, no.5, pp.1952 - 1961, 2022-05	292
2022-03	A 40-nm 118.44-TOPS/W Voltage-Sensing Compute-in-Memory RRAM Macro With Write Verification and Multi-Bit Encoding Yoon, Jong-Hyeok ; Chang, Muya ; Khwa, Win-San ; Chih, Yu-Der ; Chang, Meng-Fan ; Raychowdhury, Arijit IEEE Journal of Solid-State Circuits, v.57, no.3, pp.845 - 857, 2022-03	261
2022-01	A 40-nm, 64-Kb, 56.67 TOPS/W Voltage-Sensing Computing-In-Memory/Digital RRAM Macro Supporting Iterative Write With Verification and Online Read-Disturb Detection Yoon, Jong-Hyeok ; Chang, Muya ; Khwa, Win-San ; Chih, Yu-Der ; Chang, Meng-Fan ; Raychowdhury, Arijit IEEE Journal of Solid-State Circuits, v.57, no.1, pp.68 - 79, 2022-01	440

DGIST

DGIST Scholar was built with support from the OAK distribution project by the National Library of Korea.

You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.

Library Services Team, DGIST 333. Techno Jungang-daero, Hyeonpung-myeon, Dalseong-gun, Daegu, 42988, Republic of Korea.

DGIST Library Repository

BROWSE

Co-Author(s)

Related Keyword

DGIST

BROWSE