Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Seunghak | - |
dc.contributor.author | Kang, Ki-Dong | - |
dc.contributor.author | Park, Gyeongseo | - |
dc.contributor.author | Kim, Nam Sung | - |
dc.contributor.author | Kim, Daehoon | - |
dc.date.accessioned | 2023-12-20T18:10:19Z | - |
dc.date.available | 2023-12-20T18:10:19Z | - |
dc.date.created | 2023-10-25 | - |
dc.date.issued | 2023-07 | - |
dc.identifier.issn | 1556-6056 | - |
dc.identifier.uri | http://hdl.handle.net/20.500.11750/46712 | - |
dc.description.abstract | Row Hammer (RH) is a circuit-level phenomenon where repetitive activation of a DRAM row causes bit-flips in adjacent rows. Prior studies that rely on extra refreshes to mitigate RH vulnerability demonstrate that bit-flips can be prevented effectively. However, its implementation is challenging due to the significant performance degradation and energy overhead caused by the additional extra refresh for the RH mitigation. To overcome challenges, some studies propose techniques to mitigate the RH attack without relying on extra refresh. These techniques include delaying the activation of an aggressor row for a certain amount of time or swapping an aggressor row with another row to isolate it from victim rows. Although such techniques do not require extra refreshes to mitigate RH, the activation delaying technique may result in high-performance degradation in false-positive cases, and the swapping technique requires high storage overheads to track swap information. We propose NoHammer, an efficient RH mitigation technique to prevent the bit-flips caused by the RH attack by utilizing Last-Level Cache (LLC) management. NoHammer temporarily extends the associativity of the cache set that is being targeted by utilizing another cache set as the extended set and keeps the cache lines of aggressor rows on the extended set under the eviction-based RH attack. Along with the modification of the LLC replacement policy, NoHammer ensures that the aggressor row's cache lines are not evicted from the LLC under the RH attack. In our evaluation, we demonstrate that NoHammer gives 6% higher performance than a baseline without any RH mitigation technique by replacing excessive cache misses caused by the RH attack with LLC hits through sophisticated LLC management, while requiring 45% less storage than prior proposals. © 2023 IEEE. | - |
dc.language | English | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | NoHammer: Preventing Row Hammer with Last-Level Cache Management | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/LCA.2023.3320670 | - |
dc.identifier.scopusid | 2-s2.0-85173338336 | - |
dc.identifier.bibliographicCitation | IEEE Computer Architecture Letters, v.22, no.2, pp.157 - 160 | - |
dc.description.isOpenAccess | FALSE | - |
dc.subject.keywordAuthor | Last-level cache management | - |
dc.subject.keywordAuthor | row hammer | - |
dc.subject.keywordAuthor | DRAM | - |
dc.subject.keywordAuthor | reliability | - |
dc.citation.endPage | 160 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 157 | - |
dc.citation.title | IEEE Computer Architecture Letters | - |
dc.citation.volume | 22 | - |
There are no files associated with this item.