Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Seunghyun | - |
dc.contributor.author | Choi, Jeik | - |
dc.contributor.author | Noh, Seockhwan | - |
dc.contributor.author | Koo, Jahyun | - |
dc.contributor.author | Kung, Jaeha | - |
dc.date.accessioned | 2024-02-08T20:10:13Z | - |
dc.date.available | 2024-02-08T20:10:13Z | - |
dc.date.created | 2023-10-25 | - |
dc.date.issued | 2023-07-11 | - |
dc.identifier.isbn | 9798350323481 | - |
dc.identifier.issn | 0738-100X | - |
dc.identifier.uri | http://hdl.handle.net/20.500.11750/47900 | - |
dc.description.abstract | Over the past decade, it has been found that deep neural networks (DNNs) perform better on visual perception and language understanding tasks as their size increases. However, this comes at the cost of high energy consumption and large memory requirement to train such large models. As the training DNNs necessitates a wide dynamic range in representing tensors, floating point formats are normally used. In this work, we utilize a block floating point (BFP) format that significantly reduces the size of tensors and the power consumption of arithmetic units. Unfortunately, prior work on BFP-based DNN training empirically selects the block size and the precision that maintain the training accuracy. To make the BFP-based training more feasible, we propose dynamic block size and precision scaling (DBPS) for highly efficient DNN training. We also present a hardware accelerator, called DBPS core, which supports the DBPS control by configuring arithmetic units with custom instructions extended in a RISC-V processor. As a result, the training time and energy consumption reduce by 67.1% and 72.0%, respectively, without hurting the training accuracy. © 2023 IEEE. | - |
dc.language | English | - |
dc.publisher | ACM Special Interest Group on Design Automation (SIGDA), IEEE Council on Electronic Design Automation (CEDA) | - |
dc.title | DBPS: Dynamic Block Size and Precision Scaling for Efficient DNN Training Supported by RISC-V ISA Extensions | - |
dc.type | Conference Paper | - |
dc.identifier.doi | 10.1109/DAC56929.2023.10248013 | - |
dc.identifier.scopusid | 2-s2.0-85173104823 | - |
dc.identifier.bibliographicCitation | Design Automation Conference, pp.23709289 | - |
dc.identifier.url | https://60dac.conference-program.com/presentation/?id=RESEARCH425&sess=sess117 | - |
dc.citation.conferencePlace | US | - |
dc.citation.conferencePlace | San Francisco | - |
dc.citation.startPage | 23709289 | - |
dc.citation.title | Design Automation Conference | - |
There are no files associated with this item.