Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Nam, Min-Young | - |
dc.contributor.author | Kang, Kyungtae | - |
dc.contributor.author | Pellizzoni, Rodolfo | - |
dc.contributor.author | Park, Kyung-Joon | - |
dc.contributor.author | Kim, Jung-Eun | - |
dc.contributor.author | Sha, Lui | - |
dc.date.accessioned | 2018-01-25T01:14:39Z | - |
dc.date.available | 2018-01-25T01:14:39Z | - |
dc.date.created | 2017-04-10 | - |
dc.date.issued | 2012 | - |
dc.identifier.issn | 1539-9087 | - |
dc.identifier.uri | http://hdl.handle.net/20.500.11750/5376 | - |
dc.description.abstract | With the advance of hardware technology, more features are incrementally added to already existing networked systems. Avionics has a stronger tendency to use preexisting applications due to its complexity and scale. As resource sharing becomes intense among the network and the computing modules, it has become a difficult task for the system designer to make confident architectural decisions even for incremental changes. Providing a tailored environment to model and analyze incremental changes requires a combination of software tools and hardware support.We have built a virtual integration tool called ASIIST which can provide a worst-case end-to-end latency of data that is sent through a network and the internal bus architecture of the end-systems. Also, we have devised a new real-time switching algorithm which guarantees the worst-case network delay of preexisting network traffic under feasible conditions. With the real-time switch support, ASIIST can provide an early modularized analysis of the end-to-end latency to make architectural design choices and incremental changes easier for the user. © 2012 ACM. | - |
dc.publisher | Association for Computing Machinery | - |
dc.title | Modeling Towards Incremental Early Analyzability of Networked Avionics Systems Using Virtual Integration | - |
dc.type | Article | - |
dc.identifier.doi | 10.1145/2362336.2362348 | - |
dc.identifier.wosid | 000313395700012 | - |
dc.identifier.scopusid | 2-s2.0-84872470094 | - |
dc.identifier.bibliographicCitation | ACM Transactions on Embedded Computing Systems, v.11, no.4 | - |
dc.subject.keywordAuthor | Design | - |
dc.subject.keywordAuthor | AADL | - |
dc.subject.keywordAuthor | avionics system design | - |
dc.subject.keywordAuthor | end-to-end delay analysis | - |
dc.subject.keywordAuthor | modeling | - |
dc.subject.keywordAuthor | switching algorithm | - |
dc.subject.keywordAuthor | virtual integration | - |
dc.subject.keywordPlus | AADL | - |
dc.subject.keywordPlus | Algorithms | - |
dc.subject.keywordPlus | Architectural Design | - |
dc.subject.keywordPlus | Avionics | - |
dc.subject.keywordPlus | Avionics System Design | - |
dc.subject.keywordPlus | Avionics Systems | - |
dc.subject.keywordPlus | DELAY | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordPlus | End-To-End Delay Analysis | - |
dc.subject.keywordPlus | End to End Delay | - |
dc.subject.keywordPlus | Hardware | - |
dc.subject.keywordPlus | Modeling | - |
dc.subject.keywordPlus | MODELS | - |
dc.subject.keywordPlus | REAL-TIME COMMUNICATION | - |
dc.subject.keywordPlus | SWITCHES | - |
dc.subject.keywordPlus | Switching Algorithm | - |
dc.subject.keywordPlus | Switching Algorithms | - |
dc.subject.keywordPlus | Systems Analysis | - |
dc.subject.keywordPlus | Virtual Integration | - |
dc.citation.number | 4 | - |
dc.citation.title | ACM Transactions on Embedded Computing Systems | - |
dc.citation.volume | 11 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture; Computer Science, Software Engineering | - |
dc.type.docType | Article | - |
There are no files associated with this item.