Browsing by Titles

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

Showing results 1 to 13 of 13

Thesis
An Energy-Efficient Wide-Supply-Range Stimulation System in Standard CMOS Process
  • Jeongyoon Wie
  • 2023
  • Jeongyoon Wie. (2023). An Energy-Efficient Wide-Supply-Range Stimulation System in Standard CMOS Process. doi: 10.22677/THESIS.200000656806
  • DGIST
  • View : 165
  • Download : 0
Thesis
An Energy-scalable and Low-power Inference Hardware for Deep Learning
  • Sangwoo Jung
  • 2025
  • Sangwoo Jung. (2025). An Energy-scalable and Low-power Inference Hardware for Deep Learning. doi: 10.22677/THESIS.200000844622
  • DGIST
  • View : 214
  • Download : 0
Thesis
Area-Efficient High-Speed ADCs For Wireline Data Communications
  • Eunki Song
  • 2024
  • Eunki Song. (2024). Area-Efficient High-Speed ADCs For Wireline Data Communications. doi: 10.22677/THESIS.200000803503
  • DGIST
  • View : 273
  • Download : 0
Thesis
Blind Equalizers for High-Speed Optical Links
  • Kanghyun Ko
  • 2026
  • DGIST
  • View : 22
  • Download : 0
Thesis
Design of a High-Speed SerDes Analog Front-End and Eye Monitor
  • Heo Dongryul
  • 2026
  • DGIST
  • View : 37
  • Download : 0
Thesis
Design of Phase-Interpolator-Based Muller-Mueller Clock and Data Recovery for High-Speed Wireline
  • Seongjin Kim
  • 2026
  • DGIST
  • View : 39
  • Download : 0
Thesis
Design Of Pipelined SAR ADC For Wireline Data Communications
  • Heewon Sung
  • 2025
  • DGIST
  • View : 22
  • Download : 0
Thesis
Dynamic Precision Control of a DNN Training Accelerator Using RISC-V Processor
  • Jeik Choi
  • 2023
  • Jeik Choi. (2023). Dynamic Precision Control of a DNN Training Accelerator Using RISC-V Processor. doi: 10.22677/THESIS.200000655606
  • DGIST
  • View : 436
  • Download : 0
Thesis
Equalizer Adaptation Utilizing Data Pattern-Based BBPD
  • Yunseong Shim
  • 2024
  • Yunseong Shim. (2024). Equalizer Adaptation Utilizing Data Pattern-Based BBPD. doi: 10.22677/THESIS.200000728627
  • DGIST
  • View : 92
  • Download : 0
Thesis
Hardware Acceleration with Microscaling Formats for Deep Learning Inference and Training
  • Jahyun Koo
  • 2026
  • DGIST
  • View : 66
  • Download : 0
Thesis
Hardware-Software Co-design Methodology for Highly-Efficient Operation of Spiking Neural Networks
  • Sangwoo Hwang
  • 2025
  • Sangwoo Hwang. (2025). Hardware-Software Co-design Methodology for Highly-Efficient Operation of Spiking Neural Networks. doi: 10.22677/THESIS.200000841867
  • DGIST
  • View : 264
  • Download : 0
Thesis
High-Speed ADC Design for Wireline Receiver
  • Seonho Gong
  • 2024
  • Seonho Gong. (2024). High-Speed ADC Design for Wireline Receiver. doi: 10.22677/THESIS.200000725814
  • DGIST
  • View : 103
  • Download : 0
Thesis
Low Power Recording Systems for Bioelectrical Signal Acquisition
  • Taeryoung Seol
  • 2024
  • Taeryoung Seol. (2024). Low Power Recording Systems for Bioelectrical Signal Acquisition. doi: 10.22677/THESIS.200000726078
  • DGIST
  • View : 161
  • Download : 0
1