Communities & Collections
Researchers & Labs
Titles
DGIST
LIBRARY
DGIST R&D
Detail View
Department of Electrical Engineering and Computer Science
Information and Communication Engineering Research Center
1. Journal Articles
An Integrated Wireless Power Management and Data Telemetry IC for High-Compliance-Voltage Electrical Stimulation Applications
Zhao, Jianming
;
Yao, Lei
;
Xue, Rui-Feng
;
Li, Peng
;
Je, Minkyu
;
Xu, Yong Ping
Department of Electrical Engineering and Computer Science
Information and Communication Engineering Research Center
1. Journal Articles
Citations
WEB OF SCIENCE
Citations
SCOPUS
Metadata Downloads
XML
Excel
Title
An Integrated Wireless Power Management and Data Telemetry IC for High-Compliance-Voltage Electrical Stimulation Applications
Issued Date
2016-02
Citation
IEEE Transactions on Biomedical Circuits and Systems, v.10, no.1, pp.113 - 124
Type
Article
Author Keywords
rectifier
;
stimulator
;
wireless power
;
Charge pump
;
clock and data recovery (CDR)
Keywords
BACK TELemETRY
;
Biomedical Implants
;
Charge Pump
;
Charge Pump Circuits
;
CIRCUIT
;
Clock and Data Recovery
;
Clock and Data Recovery (CDR)
;
Closed Loop Power Control
;
CMOS
;
CMOS Integrated Circuits
;
Communication Channels (Information Theory)
;
CONVERTER
;
DESIGN
;
DEVICES
;
Electric Rectifiers
;
Electrical Stimulations
;
Energy Management
;
Forward-and-Backward
;
FRONT-END
;
High Compliances
;
High Voltage Charge Pumps
;
Load Shift Keying
;
Modulation
;
Power Management
;
Power Management Systems
;
RECOVERY
;
Rectifier
;
Rectifying Circuits
;
Stimulator
;
Telemetering Equipment
;
Wireless Power
ISSN
1932-4545
Abstract
This paper describes a 13.56-MHz wireless power recovery system with bidirectional data link for high-compliance-voltage neural/muscle stimulator. The power recovery circuit includes a 2-stage rectifier, 2 LDOs and a high voltage charge pump to provide 3 DC outputs: 1.8 V, 3.3 V and 20 V for the stimulator. A 2-stage time division based rectifier is proposed to provide 3 DC outputs simultaneously. It improves the power efficiency without introducing any impact on the forward data recovery. The 20 V output is generated by a modified low ripple charge pump that reduces the ripple voltage by 40%. The power management system shows 49% peak power efficiency. The data link includes a clock and data recovery (CDR) circuit and a load shift keying (LSK) modulator for bidirectional data telemetry. The forward and backward data rates of the data telemetry are 61.5 kbps and 33.3 kbps, respectively. In addition, a power monitor circuit for closed-loop power control is implemented. The whole system has been fabricated in a 24 V HV LDMOS option 1.8 μm CMOS process, occupying a core area of around 3.5 mm2. © 2015 IEEE.
URI
http://hdl.handle.net/20.500.11750/2551
DOI
10.1109/TBCAS.2015.2404038
Publisher
Institute of Electrical and Electronics Engineers Inc.
Show Full Item Record
File Downloads
There are no files associated with this item.
공유
공유하기
Total Views & Downloads