Cited time in webofscience Cited time in scopus

Near-Threshold Energy- and Area-Efficient Reconfigurable DWPT/DWT Processor for Healthcare-Monitoring Applications

Title
Near-Threshold Energy- and Area-Efficient Reconfigurable DWPT/DWT Processor for Healthcare-Monitoring Applications
Author(s)
Wang, C[Wang, Chao]Zhou, J[Zhou, Jun]Liao, L[Liao, Lei]Lan, JJ[Lan, Jingjing]Luo, JW[Luo, Jianwen]Liu, X[Liu, Xin]Je, M[Je, Minkyu]
DGIST Authors
Je, M[Je, Minkyu]
Issued Date
2015-01
Type
Article
Article Type
Article
Subject
Application Specific Integrated CircuitsARM ProcessorsCmos Integrated CircuitsComputer ArchitectureDWPTDWTEnergy EfficiencyEnergy UtilizationEntropyHealth CareHealthcare MonitoringMicroprocessor ChipsNear-Threshold OperationNear ThresholdsPacket NetworksPipeline Processing SystemsRe-Configurable ArchitecturesRe-Configurable ComputingSystem-On-ChipWavelet Decomposition
ISSN
1549-7747
Abstract
This brief presents an energy-and area-efficient discrete wavelet packet transform (DWPT) processor design for power-constrained and cost-sensitive healthcare-monitoring applications. This DWPT processor employs recursive memory-shared architecture to achieve low hardware complexity while performing required arbitrary-basis DWPT decomposition. By exploiting inherent characteristics of different physiological signals through an entropy statistic engine, the DWPT processor core can be reconfigured to compute multilevel wavelet decomposition with effective time and frequency resolution. Various design techniques from algorithm to circuit levels, including reconfigurable computing, lifting scheme, dual-port pipeline processing, near-threshold operation, and clock gating, are applied to achieve energy efficiency. With a 0.18-μ m CMOS technology at 0.5 V and 1 MHz, the DWPT core only consumes 26 μ W for performing three-level 256-point DWPT decomposition with entropy statistic calculation. When integrated in an ARM Cortex-M0-based biomedical system-on-a-chip test platform, the DWPT processor achieves processing acceleration by three orders of magnitude and reduces energy consumption by four orders of magnitude compared with CPU-only implementations. © 2015 IEEE.
URI
http://hdl.handle.net/20.500.11750/2947
DOI
10.1109/TCSII.2014.2362791
Publisher
Institute of Electrical and Electronics Engineers Inc.
Files in This Item:

There are no files associated with this item.

Appears in Collections:
Department of Electrical Engineering and Computer Science IMPACT Lab 1. Journal Articles

qrcode

  • twitter
  • facebook
  • mendeley

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE