Detail View

Metadata Downloads

DC Field Value Language
dc.contributor.author 김동건 -
dc.contributor.author 김가인 -
dc.date.accessioned 2025-11-18T14:40:12Z -
dc.date.available 2025-11-18T14:40:12Z -
dc.identifier.uri https://scholar.dgist.ac.kr/handle/20.500.11750/59182 -
dc.description.abstract The present invention relates to a loop-break decision feedback equalizer and, more specifically, to a technology designed to split each parallel way of an analog-to-digital converter (ADC) at multiple points (indexes) and perform DFE technology in parallel from multiple starting points, thereby requiring only the feedback time corresponding to the number of MUXs in each segment and thus alleviating the feedback time constraint compared to conventional DFE, so that the technology is suitable for high-speed operation. -
dc.title LOOP-BREAK DECISION FEEDBACK EQUALIZER -
dc.title.alternative Loop break decision feedback equalizer -
dc.type Patent -
dc.publisher.country UN -
dc.identifier.patentApplicationNumber PCT/KR2024/096279 -
dc.date.application 2024-10-10 -
dc.identifier.patentRegistrationNumber 2025198146 -
dc.date.registration 2025-09-25 -
dc.contributor.assignee DAEGU GYEONGBUK INSTITUTE OF SCIENCE AND TECHNOLOGY,재단법인대구경북과학기술원 -
dc.type.iprs 특허 -
Show Simple Item Record

File Downloads

  • There are no files associated with this item.

공유

qrcode
공유하기

Related Researcher

김가인
Kim, Gain김가인

Department of Electrical Engineering and Computer Science

read more

Total Views & Downloads