Browsing by Titles
Showing results 1 to 16 of 16
- ;
- Francese, Pier-Andrea ;
- Braendli, Matthias ;
- Morf, Thomas ;
- Kossel, Marcel ;
- ;
- ;
- ;
- Jang, Taekwang ;
- Kim, Gain
- 2026-01
- IEEE Journal of Solid-State Circuits, v.61, no.1, pp.8 - 19
- Institute of Electrical and Electronics Engineers
- View : 54
- Download : 0
- ;
- Lee, Jaewon ;
- Kossel, Marcel André ;
- Brändli, Matthias ;
- Morf, Thomas ;
- Francese, Pier Andrea ;
- Kim, Gain
- 2025-09-09
- 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025, pp.109 - 112
- IEEE Solid-State Circuits Society
- View : 59
- Download : 0
- ;
- ;
- ;
- ;
- Braendli, Matthias ;
- Morf, Thomas ;
- Kossel, Marcel ;
- Francese, Pier-Andrea ;
- Kim, Gain
- 2025-06
- Lee, Jaewon. (2025-06). A 2-Lane DAC-/ADC-Based 2 × 2 MIMO PAM-4 MMSE-DFE Wireline Transceiver With FEXT Cancellation on RFSoC Platform. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 33(6), 1570–1581. doi: 10.1109/TVLSI.2025.3553400
- Institute of Electrical and Electronics Engineers
- View : 392
- Download : 0
- ;
- ;
- Braendli, Matthias ;
- Morf, Thomas ;
- Kossel, Marcel ;
- Francese, Pier-Andrea ;
- Kim, Gain
- 2024-11
- Lee, Jaewon. (2024-11). A 2-Lane Discrete Multitone Wireline Receiver Datapath With Far-End Crosstalk Cancellation on RFSoC Platform. IEEE Transactions on Circuits and Systems II: Express Briefs, 71(11), 4738–4742. doi: 10.1109/TCSII.2024.3410688
- Institute of Electrical and Electronics Engineers
- View : 121
- Download : 0
Conference
A 353mW 112Gb/s Discrete Multitone Wireline Receiver Datapath with Time-Based ADC in 5nm FinFET
- ;
- Francese, Pier-Andrea ;
- Brandli, Matthias ;
- Morf, Thomas ;
- Kossel, Marcel ;
- ;
- Kim, Gain
- 2025-02-17
- International Solid-State Circuits Conference, pp.144 - 146
- IEEE Solid-State Circuits Society
- View : 121
- Download : 0
- ;
- ;
- ;
- ;
- Braendli, Matthias ;
- Kossel, Marcel ;
- Ruffino, Andrea ;
- Morf, Thomas ;
- Francese, Pier -Andrea ;
- Kim, Gain
- 2024-05-20
- Lee, Jaewon. (2024-05-20). A 4 x 4 MIMO Discrete Multitone Wireline Transceiver With Far-End Crosstalk Cancellation For ADC-Based High-Speed Serial Links. IEEE International Symposium on Circuits and Systems (ISCAS 2024), 1–5. doi: 10.1109/ISCAS58744.2024.10558117
- IEEE Circuits and Systems Society
- View : 117
- Download : 0
- ;
- ;
- ;
- ;
- Yonar, Serdar ;
- Braendli, Matthias ;
- Ruffino, Andrea ;
- Morf, Thomas ;
- Kossel, Marcel ;
- Francese, Pier-Andrea ; et al
- 2024-07
- Lee, Jaewon. (2024-07). A DAC/ADC-Based Wireline Transceiver Datapath Functional Verification On RFSoC Platform. IEEE Transactions on Circuits and Systems II: Express Briefs, 71(7), 3318–3322. doi: 10.1109/TCSII.2024.3362596
- IEEE
- View : 196
- Download : 0
- ;
- ;
- ;
- ;
- Yoon, Jong-Hyeok ;
- Braendli, Matthias ;
- Morf, Thomas ;
- Kossel, Marcel ;
- Francese, Pier-Andrea ;
- Kim, Gain
- 2024-12
- IEEE Transactions on Circuits and Systems II: Express Briefs, v.71, no.12, pp.4889 - 4893
- Institute of Electrical and Electronics Engineers Inc.
- View : 128
- Download : 0
- ;
- ;
- ;
- ;
- ;
- Kim, Gain
- 2024-08-20
- Lee, Jaewon. (2024-08-20). A Discrete Multitone Wireline Transceiver Using Optimal Loading Over Reflective Channel For ADC-Based High-Speed Serial Links. 21st International System-on-Chip Design Conference, ISOCC 2024, 35–36. doi: 10.1109/ISOCC62682.2024.10762670
- IEEE Circuits and Systems (CAS) Society
- View : 129
- Download : 0
- ;
- ;
- ;
- ;
- Kim, Gain
- 2024-08-21
- Jang, Seoyoung. (2024-08-21). A Discrete Multitone Wireline Transceiver With Clipping Ratio Optimization For ADC-Based High-Speed Serial Links. 21st International System-on-Chip Design Conference, ISOCC 2024, 432–433. doi: 10.1109/ISOCC62682.2024.10762411
- IEEE Circuits and Systems (CAS) Society
- View : 111
- Download : 0
- ;
- ;
- ;
- ;
- ;
- Braendli, Matthias ;
- Morf, Thomas ;
- Kossel, Marcel ;
- Francese, Pier-Andrea ;
- Kim, Gain
- 2024-11
- Kim, Donggeon. (2024-11). A Loop-Break Decision Feedback Equalizer for DAC/ADC-DSP-Based Wireline Transceivers. IEEE Transactions on Circuits and Systems I: Regular Papers, 71(11), 5115–5128. doi: 10.1109/TCSI.2024.3435696
- Institute of Electrical and Electronics Engineers
- View : 303
- Download : 0
- ;
- ;
- Kim, Gain
- 2024-01-30
- Jang, Seoyoung. (2024-01-30). A Study on the Effects of Power Loading Profile in Discrete Multitone Wireline Serial-Data Transceiver with Fixed-Point DSP-SerDes Simulator. 23rd International Conference on Electronics, Information, and Communication, ICEIC 2024, 1–4. doi: 10.1109/ICEIC61013.2024.10457173
- Institute of Electrical and Electronics Engineers Inc.
- View : 102
- Download : 0
- ;
- ;
- Kim, Gain
- 2024-01-30
- Choi, Yujin. (2024-01-30). Area Optimization of the Feed-Forward Equalizer for ADC-Based High-Speed Wireline Receiver Using Channel Characteristics. 23rd International Conference on Electronics, Information, and Communication, ICEIC 2024, 1–3. doi: 10.1109/ICEIC61013.2024.10457088
- Institute of Electrical and Electronics Engineers Inc.
- View : 84
- Download : 0
- ;
- ;
- ;
- ;
- Kim, Gain
- 2024-05-21
- Jang, Seoyoung. (2024-05-21). DMT 3L4W: A 3-Lane 4-Wire Signaling With Discrete Multitone Modulation for High-Speed Wireline Chip-to-Chip Interconnects. IEEE International Symposium on Circuits and Systems (ISCAS 2024), 1–5. doi: 10.1109/ISCAS58744.2024.10558170
- IEEE Circuits and Systems Society
- View : 129
- Download : 0
- ;
- ;
- ;
- ;
- Kim, Gain
- 2024-11
- Jang, Seoyoung. (2024-11). Recent Advances in Ultra-High-Speed Wireline Receivers with ADC-DSP-Based Equalizers. IEEE Open Journal of the Solid-State Circuits Society, 4, 290–304. doi: 10.1109/OJSSCS.2024.3506692
- Institute of Electrical and Electronics Engineers
- View : 11647
- Download : 2244
- ;
- ;
- ;
- Shanmugam, Sangaraju
- 2025-02
- Dhanabal, Dinesh. (2025-02). Selective electrosynthesis of ammonia via nitric oxide electroreduction catalyzed by copper nanowires infused in nitrogen-doped carbon nanorods. Applied Catalysis B: Environment and Energy, 361. doi: 10.1016/j.apcatb.2024.124577
- Elsevier
- View : 463
- Download : 0
1
