Cited 0 time in webofscience Cited 0 time in scopus

A 1-v 4.6-mw/channel fully differential neural recording front-end ic with current-controlled pseudoresistor in 0.18-mm cmos

A 1-v 4.6-mw/channel fully differential neural recording front-end ic with current-controlled pseudoresistor in 0.18-mm cmos
Lee, TaejuHong, SoonyoungJung, ChongsooLee, JunghyupJe, Minkyu
DGIST Authors
Lee, Junghyup
Issue Date
Journal of Semiconductor Technology and Science, 19(1), 30-41
Article Type
Author Keyword
Biomedical device; Current-controlled pseudoresistor; Current-reuse; Fully differential front-end; Low-noise amplifier; Low-power; Neural recording; Noise efficiency factor
Noise efficiency factors; Low noise amplifiers; Analog to digital conversion; CMOS integrated circuits; Cutoff frequency; Differential amplifiers; Efficiency; Energy efficiency; Neurophysiology; Variable gain amplifiers; Voltage regulators; Biomedical devices; Current reuse; Front end; Low Power; Neural recordings
This paper presents a fully differential implantable neural recording front-end IC for monitoring neural activities. Each analog front-end (AFE) consists of a low-noise amplifier (LNA), a variable gain amplifier (VGA), and a buffer. The output signal of the AFE is digitized through a successive approximation register analog-to-digital converter (SAR ADC). The LNA adopts the current-reuse technique to improve the current efficiency, achieving the power consumption as low as 0.95 mW. The implemented LNA has the gain of 40 dB, the low-pass cutoff frequency of 10 kHz, and the high-pass cutoff frequency of sub-1 Hz which is realized using the current-controlled pseudoresistor. The VGA controls the gain from 21.9 dB to 33.9 dB for efficient digitization while consuming the power of 0.35 mW. The buffer drives the capacitive DAC of the ADC and consumes the power of 3.28 mW. The fabricated AFE occupies the area of 0.11 mm 2 /Channel and consumes 4.6 mW/Channel under 1-V supply voltage. Each channel achieves the input-referred noise of 2.88 mV rms , the NEF of 2.38, and the NEF 2 V DD of 5.67. The front-end IC is implemented in a standard 1P6M 0.18-mm CMOS process. © 2019, Institute of Electronics Engineers of Korea. All rights reserved.
Institute of Electronics Engineers of Korea
Related Researcher
  • Author Lee, Junghyup Integrated Nano-Systems Lab
  • Research Interests Analog and Mixed Signal IC Design; Smart Sensor Systems; Bio-medical ICs and Body Channel Communication Systems
There are no files associated with this item.
Department of Information and Communication EngineeringIntegrated Nano-Systems Lab1. Journal Articles

qrcode mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.